[[This article is the third installment of a series that explains how to use scattering parameters, also known as S-parameters, in the design of direct radio-frequency (RF) sampling architectures. The first installment is here.]]
Frequency response is the ratio of the reflected wave at the output port to the incident wave at the input port. The VNA can directly measure the incident wave, but it cannot measure the reflected wave since it is contained in the ADC’s digital output stream.
This can be solved by capturing the ADC samples and processing them to determine the reflected wave. Before combining to calculate frequency response we need to take care of a few calibration issues.
First, SOLT calibration only corrects for ratios required for S-parameter measurement (with the reference plane at the end of the test cables). The actual incident power must be known in absolute terms, since the ratio must be computed from two sources.
Secondly, port extension cannot be used since this is not a self-contained VNA measurement function.
Finally, we do not know the phase between the incident wave at the ADC inputs and the resulting capture event at the FPGA capture card.
Taking this step by step, Figure 6 shows the measurement setup. To obtain the frequency response, we calibrate the VNA using the SOLT standards, which places the reference plane at the end of the VNA cables. The impact of the connector and traces on the test fixture will be compensated for in post processing, which will be discussed shortly.
Figure 1: Frequency response measurement setup
As we mentioned SOLT calibration only corrects for wave ratios. To measure absolute quantities, you need to perform power calibration which entails connecting a power meter to each test port at the end of the test cables. The VNA executes a routine to adjust the incident power at each test frequency to the desired value while compensating for the incident wave measurement bridge.
The zero length through (ZLT) structure is included on the test fixture to compensate for the interconnect between the connectors and DUT. The ZLT is equivalent to a pair of reflect structures connected back to back, which can be used to measure the loss between the test cables and the DUT terminals. To estimate this, we measure the insertion loss of the ZLT vs. frequency and then divide by 2 to find the loss from the connector to the DUT terminal.
Using the ZLT for this purpose is only valid if the return loss of the test fixture is sufficiently low enough that errors due to mismatch are negligible, which can be verified by measuring the ZLT’s return loss.
Designing for demanding requirements?
Measuring the frequency response
To take a frequency response measurement, the VNA is placed in constant wave mode so that the stimulus frequency can be manually swept while capturing the data with the FPGA capture card. The VNA and ADC clock source are synchronized to enable un-windowed fast Fourier transform (FFT) estimation of the amplitude.
We can then collect the incident wave amplitude (in dBm) and the FFT fundamental level (in dBFS) and form a ratio. To finish the measurement, we subtract half the ZLT insertion loss at each frequency and normalize to the amplitude at the starting frequency. Figure 2 shows the result.
Figure 2: ADC12DJ3200 frequency response measurement in dual-channel mode
Note that this is a scalar measurement, because there is no straightforward way to know the phase between the VNA and the FPGA capture card. We are currently investigating methods to measure the relative phase which could mitigate the standing wave issue.
Putting everything together for an S-parameter model
S-parameter models are typically represented in the Touchstone text file format. Figure 3 shows this file format, which is organized into columns. The first line of the file indicates that this is an S-parameter measurement, with frequency units of hertz, magnitude/angle format and a port impedance of 100 Ω.
Figure 3: Touchstone model format
The first column gives the stimulus frequency, followed by two columns for each S-parameter (in this case magnitude and angle). The first two columns take data from the input impedance measurement; the next two columns are from the frequency response; and the final four columns are set to zero since port 2 is digital (that is, the reflection coefficient and isolation are perfect).
Figure 4 shows how the model is used in Keysight ADS. Port 1 is the ADC RF input and port 2 is the digital output. The RF input is represented as a single-ended port to simplify model creation. An ideal transformer is added to convert the input back to differential.
Figure 4: Final S-parameter model simulation setup
Figure 5 shows the simulated model for the ADC12DJ3200. This ADC can operate in dual-channel mode at 3.2 GSPS or single-channel dual-edge sampling (DES) mode at 6.4 GSPS.
Figure 5: Final S-parameter model simulation results
The approach we’ve described in this article makes it possible to construct very useful models of high speed ADCs for system-level or PCB designs. In the next installment of this series, we’ll show how to put the model to work in the design of a receiver front-end PCB design.
Thanks for the very interesting article.
Can you please explain why is it important to synchronize the VNA and ADC clock if you're only measuring amplitude in CW mode ?
The VNA and ADC clock were synchronized to enable use of coherent sampling. This allows the amplitude to be directly measured using an un-windowed FFT. If synch is not possible, a windowed FFT could be used.
Thanks for the great article about frequency response characterization in ADCs. It is quite interesting to see the use of S-parameters in mixed-signal devices.
Back in 2015, my previous research group in University of Aveiro - Portugal have published the article "D-Parameters: A Novel Framework for Characterization and Behavioral Modeling of Mixed-Signal Systems", available at ieeexplore.ieee.org/.../7222476, where we formulated a new kind of parameters (having as a baseline the S-parameters) that we called D-parameters from digital parameters.
Together with National Instruments we have been able to assemble a test instrument/solution to characterize fully ADCs and DACs (amplitude and phase). This is actually becoming more and more important due to the increase of frequency/clock operation of ADC/DAC, which are today more of a kind of an RF device.
Please give a look to the IEEE paper (and other references) and let me know your opinion.
<p><p><p> This is really needed now days with these xGsps converters. One thing you can do is extend your referenced sampling clock also to the FPGA, then build a NCO and do quadrature down conversion, then you can get S21 magnitude and phase, that way you can also measure group delay and other timing effects.</p></p></p>
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.