Related Posts
  • Blog Post: Get Connected: Equalization

    Welcome back to the Get Connected blog series on Analog Wire ! In the previous post, Interfacing between LVPECL, VML, CML, LVDS, and Sub-LVDS Levels , we took a closer look at how to convert between LVPECL, VML, CML, LVDS and Sub-LVDS interfaces using various techniques. In this post, I will cover equalization...
  • Blog Post: Get Connected: Interfacing between LVPECL, VML, CML, LVDS, and sub-LVDS levels

    Welcome back to the Get Connected blog series here on Analog Wire ! In the previous Get Connected blog post, SerDes XAUI to SFI design , we took an in-depth look at using the TLK10232 in a XAUI to SFI protocol converter design. In this post, we are going to take a step back and examine how to convert...
  • Blog Post: Get Connected: SerDes XAUI to SFI design

    Welcome back to the Get Connected blog series here on Analog Wire ! In the previous Get Connected blog post, SerDes Interfaces , we examined the OSI model and the different layers that make up the internal data path of a SerDes. In this post, we will discuss a specific SerDes application for 10-gigabit...
  • Blog Post: Get Connected: SerDes demystified

    Welcome back to the Get Connected blog series here on the Analog Wire ! In the previous Get Connected blog post LVDS for multipoint applications we looked at the TIA/EIA-899 or MLVDS standard and a typically end application. In this post, we will discuss SerDes (Serializer/Deserializer) and the various...
  • Blog Post: Get Connected: LVDS for multipoint applications

    Welcome to the fifth installment of the Get Connected blog series here on Analog Wire ! In my previous post we explored some techniques for measuring random jitter and the components of deterministic jitter in the lab. In this post, we will discuss MLVDS , similar standards, and describe a practical...
  • Blog Post: Get Connected: Measuring Jitter

    Welcome to the fourth installment of the Get Connected blog series here on Analog Wire ! In my previous post we explored jitter from a high level examining random jitter (RJ) and the components of deterministic jitter (DJ) that all come together to make up total jitter (TJ). In this post, we will discuss...
  • Blog Post: Get Connected: Jitter

    Welcome to the third installment of the Get Connected blog series here on Analog Wire! In this post, we will be discussing jitter from a high level, as this is a very complex topic and could not be completely covered in detail in a single blog post. To understand jitter, we must first understand the...
  • Blog Post: Get Connected: Differential signaling

    Welcome to the second installment of the Get Connected blog series here on Analog Wire ! In this post, we explore the benefits of differential signaling and how these benefits can impact your high-speed designs. Single-ended signals such as TTL, CMOS, and their reduced voltage brethren LVTTL and LVCMOS...
  • Blog Post: Get Connected: A new blog series

    With today’s fast paced lifestyle, getting connected implies a lot of different things. For a graduate student, an Internet connection might get them a free cup of coffee at their favorite coffee shop. To a senior citizen, getting connected may mean always being able to reach a loved one, or a...