

*TI Confidential*

***XIO2000 PCI Express  
to PCI Bus  
Translation Bridge  
Production Silicon (PG 3.1/3.2)  
Errata List***

May 06, 2006

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.



1. Receiver may fail to function during link training or when L1 is enabled (PG3.1)

Description	<p>It has been observed that the XIO2000 will sometimes fail to recognize data being received on the receiver. At the time of failure the link will go into the RECOVERY state and the XIO2000 transmitter will transmit the TS1/TS2 ordered set while the receiver is receiving TS1/TS2 ordered sets. Since the XIO2000 fails to recognize the data on its receiver the link will get stuck in the RECOVERY state for a long period of time. Eventually a timeout will occur and the XIO2000 will go back to the DETECT state and the link will retrain and function normally.</p> <p>The link training failure is caused by the receiver elastic buffer locking up (shuttling between 2 states).</p> <p>The failure shows up only when the received data (affecting recovered clock) is stopped and restarted, as during:</p> <ul style="list-style-type: none"> <li>(a) repetitive resets (including first startup) or</li> <li>(b) L1 shutdown and restart.</li> </ul>
Impact	This problem could result in loss of link
Workaround	Do not enable L1
Course of Action	Fix in next revision of silicon

2. When latency for a delayed transaction (IOR/W, MR, MRL, or MRM) is large enough for the discard timer to expire, the XIO2000 will terminate the originating master delay transaction if the discard timer expires in the middle of the transaction. (PG3.1)

Description	<p>Within the XIO2000 there are two discard timers, one for the primary interface and other for the secondary interface. The default setting for these timers is <math>2^{15}</math> PCI clocks. Some BIOS's will program this timer to a smaller value (<math>2^{10}</math> clocks for example). These timers can be changed by modifying bits 8 and 9 in the Bridge Control Register. With the smaller discard timer value, if a delayed transaction's latency is large enough the discard timer status bit will get set indicating that the discard timer expired. When the discard timer expires, the XIO2000 will flush the delayed transaction from its buffer. Now if the originating master of the delayed transaction is active on the bus at the same time the discard timer expires, the XIO2000 will flush the</p>
-------------	--

	buffer and will thereby pull TRDY# away. This TRDY# wait state will last for an indefinite period of time.
Impact	A PCI master may fail to function if it does not retry a delayed transaction within the timeout period (or is prevented from doing so by another device that does not release the bus during this entire timeout period).
Workaround	Leaving the discard timer at the default value or increasing the discard timer will prevent the problem from happening.

3. A Receiver Overflow Error may occur if certain conditions are met (PG3.1, PG3.2)

Description	If a downstream PCIe memory write with data payload less than or equal to 3 dwords to a PCI device gets Master Aborted by the PCI device and the very next PCIe transaction is a non-posted transaction then the XIO2000 will return 1 extra posted header and extra data posted credits equivalent to the number of dwords in the payload. Eventually these extra returned credits will result in a receiver overflow error. Other PCIe transactions following a Master Aborted memory write will not result in this erratum occurring.
Impact	A PCI memory write that gets master aborted is in itself an error condition that should not occur under normal operating conditions so the likely hood of this problem ever occurring is almost non-existent.
Workaround	A) correct the error condition that is causing the Master Abort condition on the PCI bus. B) follow a Master Aborted PCI transaction by a posted write that will not get Master Aborted before sending a non-posted transaction.
Course of Action	A solution has been identified and verified.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

### Products Applications

Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
		Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
		Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265