Go to the documentation of this file.00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00048
00049
00050
00051
00052
00053
00054
00055
00056
00057
00070 #ifndef TI_USCI_SPI_Regs
00071 #define TI_USCI_SPI_Regs
00072
00073
00074 #define USCI_AB_MODULE 0 //USCI Module 0 will be used
00075
00076 #define IO_SPI_CS BIT7 //P2.7
00077 #define IO_SPI_SDI BIT0 //P3.0
00078 #define IO_SPI_SDO BIT1 //P3.1
00079 #define IO_SPI_SCLK BIT2 //P3.2
00080
00081
00082 #define STE_PxIN P2IN
00083 #define STE_PxOUT P2OUT
00084 #define STE_PxDIR P2DIR
00085 #define STE_PxSEL P2SEL
00086 #define STE_PxREN P2REN
00087
00088 #define SIMO_PxIN P3IN
00089 #define SIMO_PxOUT P3OUT
00090 #define SIMO_PxDIR P3DIR
00091 #define SIMO_PxSEL P3SEL
00092 #define SIMO_PxREN P3REN
00093
00094 #define SOMI_PxIN P3IN
00095 #define SOMI_PxOUT P3OUT
00096 #define SOMI_PxDIR P3DIR
00097 #define SOMI_PxSEL P3SEL
00098 #define SOMI_PxREN P3REN
00099
00100 #define CLK_PxIN P3IN
00101 #define CLK_PxOUT P3OUT
00102 #define CLK_PxDIR P3DIR
00103 #define CLK_PxSEL P3SEL
00104 #define CLK_PxREN P3REN
00105
00106 #if (USCI_AB_MODULE == 0)
00107 #ifdef __MSP430_HAS_USCI_A0__
00108 #define UCAxCTL0 UCA0CTL0 //* USCI Control Register 0 */
00109 #define UCAxCTL1 UCA0CTL1 //* USCI Control Register 1 */
00110 #define UCAxBR0 UCA0BR0 //* USCI Baud Rate 0 */
00111 #define UCAxBR1 UCA0BR1 //* USCI Baud Rate 1 */
00112 #define UCAxMCTL UCA0MCTL //* USCI modulation control register*/
00113 #define UCAxSTAT UCA0STAT //* USCI Status Register */
00114 #define UCAxRXBUF UCA0RXBUF //* USCI Receive Buffer */
00115 #define UCAxTXBUF UCA0TXBUF //* USCI Transmit Buffer */
00116 #define UCAxICTL UCA0ICTL //Interrupt control register
00117 #define UCAxIE UCA0IE //Interrupt Enable Register
00118 #define UCAxIFG UCA0IFG //Interrupt Flag register
00119 #define UCAxIV UCA0IV //interrupt Vector register
00120 #define UCAxRXIE BIT0
00121 #define UCAxTXIE BIT1
00122 #define UCAxRXIFG BIT0
00123 #define UCAxTXIFG BIT1
00124 #endif
00125 #ifdef __MSP430_HAS_USCI_B0__
00126 #define UCBxCTL0 UCB0CTL0 //* USCI Control Register 0 */
00127 #define UCBxCTL1 UCB0CTL1 //* USCI Control Register 1 */
00128 #define UCBxBR0 UCB0BR0 //* USCI Baud Rate 0 */
00129 #define UCBxBR1 UCB0BR1 //* USCI Baud Rate 1 */
00130 #define UCBxMCTL UCB0MCTL //* USCI modulation control register*/
00131 #define UCBxSTAT UCB0STAT //* USCI Status Register */
00132 #define UCBxRXBUF UCB0RXBUF //* USCI Receive Buffer */
00133 #define UCBxTXBUF UCB0TXBUF //* USCI Transmit Buffer */
00134 #define UCBxICTL UCB0ICTL //Interrupt control register
00135 #define UCBxIE UCB0IE //Interrupt Enable Register
00136 #define UCBxIFG UCB0IFG //Interrupt Flag register
00137 #define UCBxIV UCB0IV //interrupt Vector register
00138 #define UCBxRXIE BIT0
00139 #define UCBxTXIE BIT1
00140 #define UCBxRXIFG BIT0
00141 #define UCBxTXIFG BIT1
00142 #endif
00143 #endif
00144
00145 #if (USCI_AB_MODULE == 1)
00146 #ifdef __MSP430_HAS_USCI_A1__
00147 #define UCAxCTL0 UCA1CTL0 //* USCI Control Register 0 */
00148 #define UCAxCTL1 UCA1CTL1 //* USCI Control Register 1 */
00149 #define UCAxBR0 UCA1BR0 //* USCI Baud Rate 0 */
00150 #define UCAxBR1 UCA1BR1 //* USCI Baud Rate 1 */
00151 #define UCAxMCTL UCA1MCTL //* USCI modulation control register*/
00152 #define UCAxSTAT UCA1STAT //* USCI Status Register */
00153 #define UCAxRXBUF UCA1RXBUF //* USCI Receive Buffer */
00154 #define UCAxTXBUF UCA1TXBUF //* USCI Transmit Buffer */
00155 #define UCAxICTL UCA1ICTL //Interrupt control register
00156 #define UCAxIE UCA1IE //Interrupt Enable Register
00157 #define UCAxIFG UCA1IFG //Interrupt Flag register
00158 #define UCAxIV UCA1IV //interrupt Vector register
00159 #define UCAxRXIE BIT0
00160 #define UCAxTXIE BIT1
00161 #define UCAxRXIFG BIT0
00162 #define UCAxTXIFG BIT1
00163 #endif
00164 #ifdef __MSP430_HAS_USCI_B1__
00165 #define UCBxCTL0 UCB1CTL0 //* USCI Control Register 0 */
00166 #define UCBxCTL1 UCB1CTL1 //* USCI Control Register 1 */
00167 #define UCBxBR0 UCB1BR0 //* USCI Baud Rate 0 */
00168 #define UCBxBR1 UCB1BR1 //* USCI Baud Rate 1 */
00169 #define UCBxMCTL UCB1MCTL //* USCI modulation control register*/
00170 #define UCBxSTAT UCB1STAT //* USCI Status Register */
00171 #define UCBxRXBUF UCB1RXBUF //* USCI Receive Buffer */
00172 #define UCBxTXBUF UCB1TXBUF //* USCI Transmit Buffer */
00173 #define UCBxICTL UCB1ICTL //Interrupt control register
00174 #define UCBxIE UCB1IE //Interrupt Enable Register
00175 #define UCBxIFG UCB1IFG //Interrupt Flag register
00176 #define UCBxIV UCB1IV //interrupt Vector register
00177 #define UCBxRXIE BIT0
00178 #define UCBxTXIE BIT1
00179 #define UCBxRXIFG BIT0
00180 #define UCBxTXIFG BIT1
00181 #endif
00182 #endif
00183
00184 #endif
00185
00186