IPC
Detailed Description
Each of the GEM cores can communicate with one another in a variety of ways. Inter-Processor interrupts (IPC) is one of the ways used for core synchronization, allowing for direct notification from one GEM core to another. Three different IPC mechanisms are defined: a) Inter-DSP Interrupts. b) Host CPU Interrupts (interrupts to external host). c) Non Maskable Interrupts (NMI) to GEMs.
- Inter-Processor Communications (IPC) Architecture
The abbreviations IPC, ipc and Ipc have been used throughout this document to refer to Inter-Processor Communications (IPC) Architecture
Copyright 2011, Texas Instruments Incorporated
