![]() |
![]() |
#include <csl_aif2.h>
Data Fields | |
| Bool | bEnablePdLink |
| Uint8 | CpriEnetStrip |
| Uint8 | Crc8Poly |
| Uint8 | Crc8Seed |
| CSL_Aif2CpriCwPktDelim | CpriCwPktDelimitor [4] |
| Uint16 | CpriCwNullDelimitor |
| Uint8 | PdPackDmaCh [4] |
| Bool | bEnablePack [4] |
| CSL_Aif2CrcLen | PdCpriCrcType [4] |
| Bool | bEnableCpriCrc [4] |
| CSL_Aif2DualBitMap | PdCpriDualBitMap |
| CSL_Aif2PdTypeLut | PdTypeLut [32] |
| Uint8 | CpriDmaCh [128] |
| Bool | bEnableCpriX [128] |
| Bool | bEnableCpriPkt [128] |
| Uint8 | Cpri8WordOffset [128] |
| Uint8 | CpriCwChannel [256] |
| Bool | bEnableCpriCw [256] |
Boolean indicating if Pd link is to be enabled
CPRI: bit3-0 enables stripping Ethernet headers for chan3-0 OBSAI: unused
CRC: programmable polynomial for CRC8 (other polynomials are fixed)
CRC: programmable seed value for CRC8 (other polynomials are fixed)
CRPI Control Word 4B/5B encoding enable for 4 channels
CPRI Conrol Word Null Delimitor. Used instead of 4B/5B for packet delimitation. Only used when enabled by CpriCwPktDelimitor fields
| Uint8 CSL_Aif2PdLinkSetup::PdPackDmaCh[4] |
PD CPRI Pack map structure
| Bool CSL_Aif2PdLinkSetup::bEnablePack[4] |
enable pd cpri pack
PD CRC setup structure
enable pd cpri crc
Dual bit map structure for Pd CPRI dual bit map rule FSM
32 Pd Type LUT structure
| Uint8 CSL_Aif2PdLinkSetup::CpriDmaCh[128] |
DBMF CPRI Stream LUT: AxC:used to map DBM X count to DMA channel. PKT:2 lsb indicates 0-3 PKT packing circuit (assumed 4B/5B encoding)
| Bool CSL_Aif2PdLinkSetup::bEnableCpriX[128] |
DBMF CPRI Stream LUT: enable-disable of channel, for each value of DBM X count.
| Bool CSL_Aif2PdLinkSetup::bEnableCpriPkt[128] |
DBMF CPRI Stream LUT: dicates the cpri payload is to be used as AxC (normal) or Packet traffic
| Uint8 CSL_Aif2PdLinkSetup::Cpri8WordOffset[128] |
Fine AxC offset. Used in the front end of PD to align word data into QWords. bit [1:0] are offset into a QWord. bit[2] give RSA double QWork alignment. Bit[2] and corresponding axc_offset[0] should always be programmed to be identical
| Uint8 CSL_Aif2PdLinkSetup::CpriCwChannel[256] |
All possible CPRI CW per hyperframe are are mapped to one of four(0~3) CPRI CW staging areas
| Bool CSL_Aif2PdLinkSetup::bEnableCpriCw[256] |
All possible CPRI CW per hyperframe. Dicatates whether the control word should be captured at all