# **Cleaning the Rusty Channel Emphasis, Equalization & Embedding**



Gustaaf Sutorius

**Application Engineer** 

**Agilent Technologies** 

gustaaf\_sutorius@agilent.com

Dr. Thomas Kirchner Senior Application Engineer Digital Debug Tools



# Agenda

- 1. Introduction
- 2. Emphasis
- 3. Equalization
- 4. Virtual probing / De-Embedding
- 5. Probing Hardware
- 6. Practical examples (see next page)
- 7. Summary



# Agenda continued

#### **6. Practical Examples**

- 1. High-Speed Characterization (effect of 4.5 GHz Notch in test fixture)
- 2. BGA probe setup in infiniisim Virtual Probe
- 3. Tuned, measurement enhanced, IBIS parameters for DDR
- 4. Creating S2P (touchstone) files from Gerber files
- 5. Basic Steps for Optimizing a Serial Link
- 6. Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature
- 7. Small peek inside the 90.000 X 32 GHz scope



# Agenda

- 1. Introduction
- 2. Pre-Emphasis
- 3. Equalization
- 4. Virtual probing / De-Embedding
- 5. Probing Hardware
- 6. Practical examples (see next page)
- 7. Summary



#### **Generic Trend: Rates Going Higher & Higher**





#### **Generic Trend: Focus on Signal Integrity** Example ISI Jitter in Serial system:



# **Intersymbol Interference (ISI)**





Single-pole RC time constant

Effect on an isolated "1"



Effect on data eye



Page 7



# **Definition of ISI**





# **Data Dependent Jitter**

Interaction of ISI and DCD means

The characterization of a backplane changes with

- •DCD
- •Data rate
- •Data pattern





## **Effect of Jitter on the Eye Diagram**



Jitter in the Eye Diagram:





### Key measure is eye quality



#### Unequalized 8Gb/s





**Agilent Technologies** 

## How to clean the ,rusty' channel







# Agenda

- 1. Introduction
- 2. Pre-Emphasis
- 3. Equalization
- 4. Virtual probing / De-Embedding
- 5. Probing Hardware
- 6. Practical examples
- 7. Summary



## **Transmitter De-emphasis**

- We can account for loss through the channel at the transmitter with transmitter de-emphasis.
- De-emphasis is also called preemphasis.
- The amount of de-emphasis may be programmable.



De-emphasis on, measured at transmitter



De-emphasis off, measured at receiver



De-emphasis on, measured at receiver

System Interconnect Active Signal Complianc Design Analysis Test Page 15



**Agilent Technologies** 

### **Emphasis**



Figure above shows the waveform of a de-emphasized signal. Sometimes this is called pre-emphasis, as one could see it as boosting the first cycle after a transition. However, usually the signal's amplitude is reduced after a delay of one unit interval (UI), if the data content does not change, so the method is called de-emphasis.

Loss can be compensated for at the transmitting and the receiving end. At the transmitter the loss can be compensated either by boosting the higher frequency content *(pre-emphasis)* or by decreasing the low frequency content *(de-emphasis)*.



Active Signal

Page 16

Compliance

## Definitions







# **Example De-Emphasis on a digital signal**

# in the frequency domain Source http://cp.literature.agilent.com/litweb/pdf/989-7193EN.pdf

Channel Input signal

#### Channel Output signal



#### + .7 dB de-emphasis on the 9th harmonic k9

Compliance Test

Active Signal

Analysis

Page 18

In order to compensate for 6.2 dB attenuation of k9 by the channel

**Agilent Technologies** 

#### **Example No Emphasis**



Figure 12: Input signal without de-emphasis, FFT mode measurement

Figure 14: Output signal without de-emphasis, FFT mode measurement

Active Signal Compliance Test Analysis Page 19



**Cleaning The Rusty Channel Emphasis, Equalization & Embedding** 

L HE

#### **Example De-Emphasis**



Figure 16: Input signal with de-emphasis, FFT mode measurement Figure 18: Output signal from the cable with de-emphasis, FFT mode measurement

#### Source: appnote on emphasis <u>http://cp.literature.agilent.com/litweb/pdf/989-7193EN.pdf</u>

System Interconnect Active Signal Compliance Pesign Analysis Test



**Agilent Technologies** 

### **De-Emphasis with N4916A**

#### (De-Emphasis Signal Converter)





"start of pulse"



#### Note:

Page 21

de-emphasis is sometimes called also pre-emphasis.

Compliance Test

Active Signal

Used in standards: PCI Express 1 and 2, SATA 3G b/s, fully buffered DIMM, Hypertransport, CEI 6/11G, 10 Gb Ethernet.

## **Alternative De-emphasis solutions**



Page 22 Analysis

Active Signal

Compliance



## **Alternative De-emphasis solutions**



Attenuator	De-emphasis
10 dB	5 dB
12 dB	3.5 dB
15 dB	2.5 dB
20 dB	1.2 dB

Compliance Test

#### De-emphasis



#### 10.3 Gb/s, 1100 pattern



### **Alternative De-emphasis solutions: 81134A**

Use a power divider (Agilent 11636B) to physically combine channel 1 and channel 2

On channel 1 program the voltage levels to achieve voltage levels in the "middle" of the preand de-emphasis  $\cdot$ 

With channel 2 the de-emphasis is realized: Program the levels without any DC offset and generate the pre- or de-emphasis.





## Example Backplane @ 5 Gb/s

in

out



Page 25

Active Signal Compliance Analysis Test

Agilent Technologies

## Example Motherboard @ 10 Gb/s

arkers 😪

10 Jul 2007 16:57

#### in (green) & out (yellow)

24.6056 ns 24.6584 ns 52.8 ps

💥 Eile Control Setup Measure Calibrate Utilities Help

Extinction Ratio

→ Jitter RMS

Jitter p-p +XXX Average Power

Crossing

More (1 of 3)

no de-emphasis

#### optimized de-emphasis (three taps)



Page 26

Compliance Test



#### 3 taps Emphasis with N4916A J-bert



System Interconnect Active Signal Compliance Design Analysis Test



# Agenda

- 1. Introduction
- 2. Eye Masks & TDR with an Network Analyzer
- 3. Pre-Emphasis
- 4. Equalization
- 5. Virtual probing / De-Embedding
- 6. Probing Hardware
- 7. Practical examples (see next page)
- 8. Summary



### **Equalization:** Serial Data Equalization N5461A



The Serial Data Equalization software is innovative software for the 90000 Series that allows for real time equalization of partially or completely closed eyes.

Serial Data Equalization provides the following:

- Modeling of both DFE and FFE
- Automated tap value creation
- Basic de-embedding capability
- Full integration with the 90000 Series software
- Real time updating
- Equalization wizard
- Full cursor control to measure eye height

The idea behind equalization is to use the voltage levels of the other bits to correct the voltage level of the current bit.



## FFE Concept – an Example

"Tap" the "pre-cursors" to "equalize" the bit



Equalized signal,  $e(0) = -16k_0 + 202k_1 + 182k_2 + 160k_3 + 81k_4 - 105k_5 - 37k_6 + 218k_7$ 

- $k_i$  are correction constants called "Taps"
- The bits before the bit of interest are called "pre-cursors"
- The bits after the bit of interest are called "post-cursors"

Design

Analysis

## **Feed-Forward Equalization (FFE)**



System Interconnect Active Signal Compliance Pesign Analysis Test



### **3 tap FFE example from N5461A manual**



where:

Active Signal

Page 32

Compliance

- $r(t nT_D)$  is the input waveform n tap delays before the present time
- $C_n$  is the n<sup>th</sup> coefficient (tap)
- $T_D$  is the tap delay
- e(t) is the equalized waveform at time t
- CDR is Clock/Data Recovery



#### **Basic Theory – Why Equalization Works**

The Impulse Response h(t) has all the information contained in a circuit element.



To get the best taps, we need to invert the process



### Basic Theory – Why Equalization Works ISI ⇔ Transfer Function ⇔ Ideal Taps

The impulse response is related to the transfer function through a Laplace transform L[h(t)] = G(s) where s is the Laplace parameter,  $s = j\omega + \alpha$ 

The Transfer Function, G(s), describes how a signal is affected by a network element G(s)S(s) = R(s)

S = transmitted signal, R = received signal

- ISI is contained in G(s).
- The ideal equalizer comes from the inverse of the transfer function,  $G(s)^{-1}$ .
- Get the signal back as it was transmitted:

 $G(s)^{-1}G(s)S(s) = G(s)^{-1}R(s) = S(s)$  (except for random noise . . .)



#### **Basic Theory – Why Equalization Works** ISI $\Leftrightarrow$ Transfer Function $\Leftrightarrow$ Ideal Taps

• To get to the time domain take the inverse Laplace transform

$$\mathsf{L}^{-1}[G(s)^{-1}R(s)] = g_I(t) * r(t) = s(t)$$

•  $g_I(t) * r(t)$  is the *convolution* given by

$$g_I(t) * r(t) = \int g_I(u) * r(t-u) du$$

• Or, for a discrete system, by

$$g_I(n) * r(n) = \sum_{k=1}^N g_I(k)r(n-k)$$

N-1

... which is an LFE

 $e(n) = \sum_{k=1}^{N-1} f(k)r(n-k)$  with N taps,  $f(n) \sim g_I(n)$ 

(note:  $L^{-1}[G(t)] = h(t)$  and  $L^{-1}[G(t)^{-1}] = g_I(t)$ , but  $g_I(t) \neq h(t)^{-1}$ )



#### **Basic Theory – Why Equalization Works Ideal vs actual LFE – MFB**

The step from continuous,  $g_I(t)$ , to discrete, f(n), makes a big difference

- The number of taps went from infinity to about 5 (which is <<  $\infty$ )
- The Matched Filter Bound (MFB) is the maximum possible signal to noise ratio when an equalizer exactly cancels ISI
- Let h(i) be the impulse response of the channel, then


## The Decision Feedback Equalizer (DFE) Start with an LFE and . . . fix it!

A *perfect equalizer* would remove all ISI, leaving just the signal and the filtered noise

$$e(n) = s(n) + \sum_{k=0}^{N-1} f(k)w(n-k)$$

But an LFE:

- 1. Is discrete usually one tap per bit, ISI is continuous.
- 2. Is finite not long enough to completely correct the impulse response.
- 3. Only uses information from the current and previous bits.
- $\rightarrow$  Introduce another correction based on the best guess of the current and previous bits a feedback term to cancel the rest of the ISI
- i.e., use the logic Decision to Feedback to the LFE output for better Equalization



## Decision Feedback Equalization (DFE) Hardware Receiver



 $s(n) = r(n) > Threshold_{DC}$ ? Amplitude : (-Amplitude)

gives

Page 38

Active Signal

Compliance Test

$$b(n) = r(n) - \sum_{k=1}^{N} (Tap_k)s(n-k)$$

- r(n) is the signal at the receiver.
- s(n) is the +/- amplitude as determined by comparing the incoming signal is the given Threshold.
- b(n) is the bit sequence coming out of the receiver.

## Decision Feedback Equalization (DFE) Principle

DFE calculates a correction value that is added to the logical decision threshold.

This is the threshold above which the waveform is considered a logical high and below which the waveform is considered a logical low.

Therefore, DFE results in the threshold shifting up or down so new logical decisions can be made on the waveform based upon this new equalized threshold level.



Compliance



#### Decision Feedback Equalization (DFE) Infiniium Implementation



System Interconnect Active Signal Compliance Design Design Analysis Test

40



Cleaning The Rusty Channel Emphasis, Equalization & Embedding

# FFE vs DFE

- FFE implemented in hardware via analog filtering.
- All devices perform the same filtering. Fixed in hardware.
- DFE is adaptive and is performed digitally.
- FFE shapes the waveform. DFE computes a new decision threshold for every bit.
- DFE can be used in addition to LFE.

Interconnect Active Signal Compliance Design Analysis Test



#### Difference Between FFE and DFE DFE=Decision Feedback Equalization FFE= Feed Forward Equalization

Key feature	DFE	FFE
Flexibility	DFE is adaptive and is performed digitally. The DFE system learns the tap values (tap values are dimensionless correction factors).	FFE implemented in hardware via analog filtering. All devices perform the same filtering in FFE
Cost to Implement	Expensive	Inexpensive
Possible Tap Values	Unlimited	1

The application of FFE may noise gain.



This makes the oscilloscope industry's lowest noise floor on the 90000A so important with equalization and de-embedding.

## **CTLE example from N5461A manual**

Continuous Time Linear equalization (CTLE) is another linear equalization method.

Many of today's standards require CTLE as part of compliance testing.

When performing equalization on your Infiniium oscilloscope, you choose whether you want to use FFE or CTLE (or neither) for your linear equalization method.

The filter applied to your signal via CTLE is described by:

$$H(s) = \frac{A_{dc}\omega_{p1}\omega_{p2}}{\omega_{z}} \bullet \frac{s + \omega_{z}}{(s + \omega_{p1})(s + \omega_{p2})}$$



DC Gain (Adc), Zero Frequency (Wz), Pole 1 (Wp1), Pole 2 (Wp2)

System Interconnect Active Signal Compliance Page 43 Test



#### Serial Data Equalization Provides a Complete Equalization Wizard and Automated Tap Values



- 1. Wizard allows for seven real time eye options (including DFE and FFE on a closed eye)
- 2. Wizard provides full step by step process for clock recovery
- 3. Wizard provides tap value automation via the FFE and DFE setup menus
- 4. Wizard makes setting up equalization fast and easy



#### **N5461A Equalization Wizard options**



Active Signal

Page 45

Compliand

1. FFE is applied, but the real time eye is not displayed. You will see only the waveform.

2. No equalization applied. This is to compare an equalized signal versus a non-equalized signal.

3. FFE is applied only to recover the clock, but the referenced eye is unequalized. This is useful forfinding the recovered clock from a closed eye.

4. Standard FFE equalization.

5. Standard DFE equalization for a non closed eye.

6. Standard DFE equalization for a closed eye. Note the FFE is used to recover the clock, but is notdisplayed in the real time eye.

7. FFE is applied and then DFE is applied to the real time eye. Both are displayed in the resulting realtime eye.

**Agilent Technologies** 

#### **N5461A Equalization Wizard options**

Image from Dialog Box	Description
	<ul> <li>FFE/CTLE is applied, but the real-time eye is not shown. Instead, the waveform resulting from applying FFE/CTLE is displayed.</li> </ul>
Clock Recovery	• No equalization is implemented and the unequalized real-time eye is displayed. This is useful if you want to have a reference to compare to. For instance, you can put the unequalized eye in the top grid and the equalized eye in the bottom grid so you can compare them on the same screen.
	<ul> <li>FFE/CTLE is only used to recover the clock, but the actual displayed real-time eye is unequalized. This is useful if you want to have a reference to compare to, but your unequalized eye is completely closed. You cannot recover a clock on a closed eye, so FFE/CTLE is applied to open the eye so the clock can be recovered. In other words, this options serves the same purpose as the selection</li> </ul>
	<ul> <li>Market in the second sec</li></ul>
	• A Decision Feedback Equalized eye is displayed on the oscilloscope. This structure cannot be used on completely closed eyes as the clock cannot be recovered with this method. If the eye is closed and you want to implement DFE, use the option immediately below this.
	<ul> <li>FFE/CTLE is used to recover the clock (but is not implemented in the real-time eye display) and a Decision Feedback Equalized eye is displayed on the oscilloscope. This allows you to perform DFE on completely closed eyes.</li> </ul>
	• FFE/CTLE is applied and then DFE is applied to the real-time eye. Additionally, since FFE/CTLE is also used to recover the clock, this structure can be used on completely or partially closed eyes.

System Interconnect Active Signal Compliance Page 46 Test **Equalizer demonstration** 

81134A as ideal source
"Bad cable" as medium
90.000 scope as receiver with N5461A equalizer



## FFE Results taken from the Serial Data Equalization SW





Cleaning The Rusty Channel Emphasis, Equalization & Embedding

#### DFE Results taken from the Serial Data Equalization SW



# Agenda

- 1. Introduction
- 2. Eye Masks & TDR with an Network Analyzer
- 3. Pre-Emphasis
- 4. Equalization
- 5. Virtual probing / De-Embedding
- 6. Probing Hardware
- 7. Practical examples (see next page)
- 8. Summary



#### **De-embedding Fixtures or PCB Traces**





Signal generated here Exits IC here Exits board here

Combine measurements and transmission line models to view simulated scope measurements at any location in your design



Intuitive GUI speeds setup



**Agilent Technologies** 

#### What is Virtual probing / De-Embedding ?

De-Embedding: 'There is something between my measurement point and where I want to measure that I have to remove.'
Embedding: 'I want to add a cable to see what happens to the eye'
Virtual Probing: 'I want to look anywhere in the circuit!'
Probe Loading: 'I want to remove any loading effects of the probe'
Accuracy: 'I want the lowest uncertainties.'

Why Virtual probing on Infiniium Scopes?



#### Virtual Probing = Measurement Plane Relocation



#### Realtime Oscilloscope= Waveform Analyzer



#### Virtual Probing (or Measurement Plane Relocation)





### **Transfer Functions**

If you want to see signal at S but can only measure at M, what do you do?

- A Transfer Function describes the ratio of a voltage wave <u>entering/exiting</u> one port to a voltage wave <u>exiting/entering</u> another port.
- An S-Parameter or combination of S-Parameters can be used as a Transfer Function.
- Transfer Functions are commonly described in the frequency domain H(s), where s=jw





#### **Transfer Functions, continued**



**Emphasis, Equalization & Embedding** 

#### **Removing a Channel Element – De-Embedding**

- Compensate for Probing and Fixture Loss – Add Margin to Transmitter Characterization
- PCI Express 2, SATA, and Custom
- Compliance Requirement for Gen 2









#### **Inserting a Channel Element - Embedding**



System Interconnect Active Signal Compliance Design Resign Analysis Test



Cleaning The Rusty Channel Emphasis, Equalization & Embedding

#### **Agilent De-Embedding Representation: InfiniiSim**

Example Remove Insertion Loss of 1 Channel Element





#### InfiniiSim: Go as Detailed as you need



#### Infinii5im Model Setup: 2 Port; Channel 1 \* Application Preset Circuit Diagram View Save General purpose 9 blocks Measurement & Simulation Circuits Transfer Open O Measurement Circuit Only Function... Save Transfer Function File As (Not Saved) Simulation Circuit Only ...lium\Filters\esem\fetz\3blkmod.tf2 Close Open Thru FILE T-Line Thru 514 Help R? 50.0 a 50.0 0 Ð 3 50.0 0 Thru Thru Thru Subornut Open E Oper Blocks Legend 1 - Measurement Circuit T + Transmitter Source = Smulation Circuit A = Transmitter Orannel 🔞 = Measurement Node C = General Purpose Thru Ð Thru Simulation Node D + General Purpose Ch1 = Ports 1 & 2 B = Receiver Channel R = Receiver Load E = General Purpose 50.0 P = Probe F = Bridge

T= Tx, R = Rx, M = scope, S= Virtual probing point



#### To 9 blocks

From 1 block

## **InfiniiSim: Go as Detailed as you need** Each block can be a combination of 3 Sub-circuits



#### 9 blocks T= Tx, R = Rx, M = scope, S= Virtual probing point

Each block can be a combination of 3 sub-circuits. Total 27 S-parameter files.

Interconnect Active Signal Compliance Design Analysis Test



Cleaning The Rusty Channel Emphasis, Equalization & Embedding

#### InfiniiSim Example: De-embedding of cable effect

Generate 3Gb/s PRBS7 signal



Go through 6 meters of cable





Cleaning The Rusty Channel Emphasis, Equalization & Embedding

#### InfiniiSim Example: De-Embedding of 6 meter Cable

We are going to perform a <u>Transformation of a Waveform</u>



#### InfiniiSim Example: De-Embedding DDR2 BGA Probe



DDR2 BGA probe adapter for oscilloscopes and logic analyzers





#### Full De-Embedding versus Insertion Loss Removal



VS.





#### **System Model**





#### **Comparing the two: Insertion Loss Removal**

Insertion Loss Removal Uses "easy scope math": S<sub>21B</sub>-1



#### Comparing the two: true removal of block 'B'



$$TF_{AC} = \frac{S_{21A} * S_{21C}}{1 - (S_{22A} * S_{11C})}$$



#### **Comparing the two: Full De-embed**

Full De-Embed uses "complex scope math" that removes also interaction artifacts (in this casebetween A-B and B-C and A-B-C) :





# **DEMO InfiniiSim Virtual Probing**



**Test – Fixture to De-Embed** 



# DEMO JIM & INFINISIM



#### 81134A/90.000 Setup at Amstelveen Office





**Infiniisim ON** 



Agilent Technologies
## Agenda

- **1. Introduction**
- 2. Eye Masks & TDR with an Network Analyzer
- 3. Pre-Emphasis
- 4. Equalization
- 5. Virtual probing / De-Embedding
- 6. Probing Hardware
- 7. Practical examples
- 8. Summary



### How to inject data from PG in embedded design?







EZ-Probe Positioner from Cascade Microtech, here shown with 6GHz passive TDR probe N1020A and Calibration Substrate N1020A-K05. For more information, see product overview 5968-4811EN.





Cleaning The Rusty Channel Emphasis, Equalization & Embedding



Agilent TDR Probe N1021B (1000hm, 18GHz) mounted in 3D Probe Positioner N2787A could be used for pattern injection up to 18GHz.



### **Differential Connectivity Kit**

### E2669A Differential Connectivity Kit



#### **Differential Socketed**

- 7 GHz Bandwidth
- Input R:  $50K\Omega$

Page 75

- Input C: 0.38 pF
- 100 mil socket spacing, accepts standard
  20-mil round resistor leads

Compli

Active Signa



Ergonomic browser sleeve comes standard!



#### Differential Solder-In

- 7 GHz Bandwidth
- Input R:  $50K\Omega$
- Input C: 0.30 pF
- 8 mil tip leads are flexible



Cleaning The Rusty Channel Emphasis, Equalization & Embedding

## **ZIF Probe Heads**

Economical replaceable solder-in tips

- □ N5451A Long-wire ZIF extra span >10 GHz (with 7mm wire) at zero
- deg span
- SGHz (with 11mm wire) at zero deg span

□ N5425A ZIF head + N5426A ZIF tips (qty 10) • Full bandwidth (13 GHz)



applications

Key applications: DDR memory system, server and storage, embedded

Active Signal Compliance Page 76



**Agilent Technologies** 

**Cleaning The Rusty Channel Emphasis, Equalization & Embedding** 

### **Probing Solutions for High Speed Realtime Scopes**





#### Introducing the Infiniium 90000 X-Series Oscilloscopes Engineered for 32 GHz true analog bandwidth that delivers



The industry's highest measurement accuracy

Full 30 GHz probing system

The most comprehensive software specific application software



### Infiniium 90000 X-Series Oscilloscopes



#### Engineered for true analog bandwidth that delivers

- ✓ The highest real-time scope measurement accuracy
- ✓ Complete 30 GHz oscilloscope probing system
- ✓ The industry's most comprehensive applicationspecific measurement software

#### Bandwidth upgradeable for investment protection

6 New Scope Models	DSO/DSA91604A	DSO/DSA92004A	DSO/DSA92504A	DSO/DSA92804A	DSO/DSA93204A
Analog Bandwidth (2 ch)	16 GHz	20 GHz	25 GHz	28 GHz	32 GHz
Max Sample Rate (2 ch/4					
ch)	80/40 GSA/s				
Std Memory	10M	10M	10M	10M	10M
Max Memory	2 Gpts				
Noise @ 50mV/div	1.34 mV	1.53 mV	1.77 mV	1.89 mV	2.08 mV
Jitter Measurement Floor	150 fs rms				



## Agenda

- 1. Introduction
- 2. Eye Masks & TDR with an Network Analyzer
- 3. Pre-Emphasis
- 4. Equalization
- 5. Virtual probing / De-Embedding
- 6. Probing Hardware
- 7. Practical examples
- 8. Summary



## Agenda

### 7. Practical Examples

- 1. <u>High-Speed Characterization (effect of 4.5 GHz</u> <u>Notch in test fixture)</u>
- 2. BGA probe setup in infiniisim Virtual Probe
- 3. Tuned, measurement enhanced, IBIS parameters for DDR
- 4. Creating S2P (touchstone) files from Gerber files
- 5. Basic Steps for Optimizing a Serial Link
- 6. Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature
- 7. Small peek inside the 90.000 X 32 GHz scope



### Practical example1 High-Speed IC Characterization

- **1. Fixture Characterization obtain your model**
- 2. Simulate waveform using the model
- 3. Verify model and waveform with an actual measurement
- 4. Apply the model and De-Embed Fixture
  - measure at connectors & simulate signal at balls of IC



### **Characterizing High-Speed Integrated Circuits (IC)**



#### **Device:**

ASIC / FPGA / SERDES / Other High-Speed IC

Src: 👪 Rate: 10.309960 Gb/s Pat. Length: 1023 Measurement Current Mean Std Dev TJ (1.0E-12) 15.9 cs 15,860 ps 60 fs 5.155 ps DJ (8-8) 5.2 ps 55 fs RJ (ms) Results Current easurement **Rise Time** 11 ps 14 Rise Time 64 ps 444 mV Eve Ampl 63 ps all Time



### **Precision Characterization**

#### What parameters get measured?

Full characterize includes measuring amplitude, rise/fall times, jitter (all types), etc. under various operating conditions.

#### Who? Where?

Performed by engineers and technicians in Performance Verification (PV) and Characterization labs

#### How are they measured?

Accuracy and precision is critical, so engineers often use a sampling scope due to:

- High analog bandwidth (18GHz->90GHz)
- Low noise (<300uV)</li>
- Ultra-low jitter (RJ<60fs)



### **Custom Fixtures**

#### Accurate characterization often requires custom fixtures.

- Probing introduces measurement challenges
- Bring signals out to connectors
- Good fixture layout minimizes signal degradation



Problem: Fixture will degrade signal and may not represent end-user's implementation

• Solution: Remove fixture effects of the transmission line from pt A to pt B (commonly referred to as de-embedding). Allows us to predict the TX performance at the balls/pins of the IC, and/or predict performance using a different layout/material



### Step 1: Fixture Characterization – obtain your model

#### **Generate an S-parameter model**

- a. Simulation
  - $\circ~$  Use design software such as Agilent ADS, PLTS
- b. Measure
  - $\circ~$  Use VNA (ENA/PNA) or TDR
  - Do-It-Yourself or consult with an expert such as GigaTest Labs

IC Pad

### Characterize raw (unpopulated) board – plan ahead!

- Add test coupons to fixture (e.g. Connector pad, pad Connector)
- Layout pads with adjacent grounds for probing e.g. GSSG, GSGSG, GSGGSG
- Full S-Parameters need differential probe that includes ground contacts



#### **Differential Probe**

- usually used with positioner
- select specific footprint,
- pitch, may be adjustable

**Goal:** Accurately characterize the signal path from pad to connector. Generate a .s2p or .s4p Touchstone file.

Connector

B





Handheld 18GHz Differential TDR Probe

- for fully balanced differential signals (no ground contact)





### Step 2-3 Use your model to Simulate...then Verify



• simulate expected DUT TX signal (e.g. 10Gb/s, PRBS7, Rise/Fall Time = 25ps)





### Step 4 - Fixture Removal (de-embedding)





#### **Benefits:**

- Improved Margins
- More accurate representation of TX performance (at point 'A')
- Simulate signal using different fixture without building it (cascade functions)
- Gain valuable insight Note – could also remove cable effects too



**Agilent Technologies** 

### Case Study – design your fixtures carefully!



SI design flaws cannot be hidden by De-emphasis, Equalization or de-embedding/virtual probing!!!!!



## Agenda

### 7. Practical Examples

- 1. High-Speed Characterization (effect of 4.5 GHz Notch in test fixture)
- 2. <u>BGA probe setup in infiniisim Virtual Probe</u>
- 3. Tuned, measurement enhanced, IBIS parameters for DDR
- 4. Creating S2P (touchstone) files from Gerber files
- 5. Basic Steps for Optimizing a Serial Link
- 6. Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature
- 7. Small peek inside the 90.000 X 32 GHz scope



### **BGA Probe**





### Infiniisim Settings





### Observation point shift with Infiniisim





### Observation point shift with Infiniisim





**Channel S-parameters** 

We have only applied the channel S-parameters.

The delay is good, but the reflection and amplitude aren't reproduced. That means that it isn't enough with the channel S-parameters only.

### Observation point shift with Infiniisim



The delay and the first edge are perfectly reproduced.

But the ripples on the plateau are wrong.

That means that the Infiniisim settings are still wrong or something is lacking. That is you have to re-examine your simulation. = Let's go to Example 3





#### Channel S-parameters

Infinitisim Sub-circuit Block	k Setup	121
Block Type O Unused O RLC O Ideal Thru ID S-pari O Open O Trans	ineter file Help	088
S-parameter File 0212AICA/pkg_RADQ0	ap	
CIRip Model	Infinitisim Sab-circuit R	lock Setup
	Block Type O Unused Ø Ru O Ideal Thru O 5-p O Open O Tri	C Cose Cose ansmission Line
	Circuit Cement O Series Thru	Resistance 10.0000 Mp
	O Parallel Thru O Series Shunt	Inductance
	C Parallel Shult	Capacitance
	, <u>s</u> ł,	

Package S-parameters and Chip Die capacitance

## Agenda

### 7. Practical Examples

- 1. High-Speed Characterization (effect of 4.5 GHz Notch in test fixture)
- 2. BGA probe setup in infiniisim Virtual Probe
- 3. <u>Tuned, measurement enhanced, IBIS parameters for</u> <u>DDR</u>
- 4. Creating S2P (touchstone) files from Gerber files
- 5. Basic Steps for Optimizing a Serial Link
- 6. Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature
- 7. Small peek inside the 90.000 X 32 GHz scope



**Practical example3** 

### Simulation and Measurement Cooperation "connected solutions"



### Simulation and Measurement Cooperation "connected solutions"



Agilent is the only one vendor delivering both simulation and measurement !



**Agilent Technologies** 

### Simul and Meas, PCB board Straight Line



Straight line (test coupon). We have designed it to be Z=50 Ohm.



Simulated eye pattern and S-parameters at the design phase



### Sim and Meas, PCB board Straight Line



Simulated Eye at the design phase



Measured Eye



Simulated S-parameters at the design phase



Measured S-parameters



### Sim and Meas, PCB board Straight Line





### Sim and Meas, PCB board Straight Line







Measured Eye

Simulation after tuning



### Sim and Meas, PCB board Complex Channel



XX

Simulation before tuning



Simulation after tuning



Measured Eye



Agilent Technologies

### Sim and Meas, On Actual Device



Is the channel model right ?

Are the devices IBIS model right ? (Same thing for HSPICE model)



### Sim and Meas, Device



# Sim and Meas, Device: now with tuned, measurement enhanced, IBIS parameter







### Simulation on scope





Simulated waveform at the controller

#### Simulated waveform at the DRAM



Measured waveform at the probing point



## Agenda

### 7. Practical Examples

- 1. High-Speed Characterization (effect of 4.5 GHz Notch in test fixture)
- 2. BGA probe setup in infiniisim Virtual Probe
- 3. Tuned, measurement enhanced, IBIS parameters for DDR
- 4. <u>Creating S2P (touchstone) files from Gerber files</u>
- 5. Basic Steps for Optimizing a Serial Link
- 6. Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature
- 7. Small peek inside the 90.000 X 32 GHz scope


#### Practical example 4: Creating S2P files from Gerber files

- 1. Import Layout from mechanical CAD software into Genesys or ADS
- 2. Inspect layer stack and ensure material properties are correct
- 3. Insert EM Ports and Add Momentum Planar EM simulation controller
- 4. Run EM simulation and Graph Results
- 5. Export Touchstone file to use in de-embedding network in Scope





## Agilent Genesys : Cost Efficient, High Performance RF/MW Board Design Software





### **GENESYS: An Advanced User Interface**

A modern, integrated Windows environment

Easy-to-use - "Hard to forget"





# **STEP 1: Import Layout from mechanical CAD software into Genesys**

➢ Genesys™ 2009.04				
File Edit View Layout Action Tools Wind	low Help			
New Open Close Workspace	Ctrl+N Ctrl+O Ctrl+Alt+C	■ ► <b>0</b> ❷ ⁄}		
Save	Ctrl+S			
Save As Save All Workspaces	Ctrl+Alt+S			
Page Setup Print	Ctrl+P			
Export	Þ	· · · · · · · · · · ·	· · · · · · · · · · · ·	
Import	•	DXF/DWG File		
Send as Email		GDSII File		
1 AmpImpedance.wsx		GENESYS Netlist		
2 Multiplier bias-7.wsx		Gerber File		
3 WiFi link.wsx		Load Pull Data File		
4 AB7 B1 to D6 RV.WSX		M-File		
5 13.5GHz 4P EDGECOUPLED BPF NOM-1.wsx		Directory of M-File	S	
6 13 5GHz 4P HAIRPIN BPF-3.wsx		S-Data File		
7 Wilkinsonsplitter-1.wsx		SPICE File		
8 300MHzlowpassphaseshifter-2.wsx		XML File		
		6.x Model Library.		
Exit		Old Genesys S-Dat	ta File	
		CITI File		
✓ 🔗 🗒 - 🗒 - 🔼 - 🍪				
😂 😞 🗶				
Variable Value				
Standard M 1%				
None				
		· · · · · · · · +		
	<			
	C3 PartList	Schematic 🍉	Layout	

Supported File Formats for import:

- DXF DWG
- GDS II
- Gerber



# **STEP 2: Inspect layer stack and ensure material properties are correct**

Show All					General Layer Numb			er Numbe	er and Color				
	~	EM	EMPOWER		Momentum			Momentum Slot-Type: Strip			~		
Name	#	Color	Layer Type	Hide	On Bottom (Mirrored)	Plot	Etch Factor	Use	1/2 Height	Туре	Height	Er	*
Top Cover			Cover		- 100 U					Open			+
Air Above			Air			1		<ul> <li>Image: A start of the start of</li></ul>		Air	5	1	
Top Assembly	1	- 1	Assembly			<ul> <li>Image: A start of the start of</li></ul>		co - 25					
Top Silk	2	-	Silk			~							
Top Mask	3	-	Mask	199									-
Top Metal	4	- 1	Metal			<ul> <li>Image: A start of the start of</li></ul>	0	~		Sub: FR-4 Rolled Cu			
Substrate 1	5	-	Substrate			~		9		Sub: FR-4 Rolled Cu	59	4.5	
Metal 2	6		Metal				0			Sub: FR-4 Rolled Cu			
Substrate 2	7	- 1	Substrate					~	100	Sub: FR-4 Rolled Cu	59	4.5	
Metal 3	8	-	Metal			~	0	~		Sub: FR-4 Rolled Cu			Ĩ
Substrate 3	9	-	Substrate			V		<b>V</b>		Sub: FR-4 Rolled Cu	59	4.5	
Metal 4	10	-	Metal				0			Sub: FR-4 Rolled Cu			1
Substrate 4	11	-	Substrate					~	100	Sub: FR-4 Rolled Cu	59	4.5	
Bottom Metal	12	-	Metal				0			Sub: FR-4 Rolled C 🗙			~
<												>	ţ.



#### **STEP 3: Insert EM Ports and Add Momentum Planar EM simulation controller**

EM Port Properties					
Draw Size: 50		ОК		N.	
Port Number: 1		Cancel Help			
Location: 633.	068 , 1248.429 mil				
Layer:	Top Metal				
Width: 0	Line Direction: Along X	~			
Height: 0	Current Direction: Default	*			
	Port Type: Normal	*			
As	sociate with port number:		1		
Polarity     Normal	◯ Inverse				
Single mode STPIP port		]			
<ul> <li>transmission line</li> <li>extended calibration</li> </ul>					
For normal and no-deember to zero will cause LAYOUT t	d types, setting width and/or heigh o autodetect their dimensions.	t		🖄 🕶 💕 💷 🗒 🕇	≣ - 🍪
				DefaultQtr	
				Designs	d Cu. @1000 MHz 103



### **STEP 4:** Run EM simulation and Graph Results





#### STEP 5: Export Touchstone file to use in deembedding network in Scope

Momentum1_Data						
Variable	(MH	F	S11	S12	S21	S22
CS	1	10	-33.797	-6.874e-3	-6.874e-3	-33.797
F	2	12.595	-31.797	-8.122e-3	-8.122e-3	-31.796
Fraw	3	15.191	-30.174	-9.65e-3	-9.65e-3	-30.173
LogOutput="Momentum_32 GXF (full featured)E	4	17.786	-28.808	-0.011	-0.011	-28.807
S	5	20.382	-27.63	-0.014	-0.014	-27.629
Sraw Add New Variable	6	22.977	-26.595	-0.016	-0.016	-26.593
Yraw 🔢 Add to Table 🕨	7	25.573	-25.671	-0.018	-0.018	-25.669
ZPOR Add to Graph	8	28.168	-24.838	-0.021	-0.021	-24.835
ZPOR Snapshot	9	30.764	-24.079	-0.024	-0.024	-24.075
Delete	10	33.359	Save As			
Duolicate	11	35.955		Let Martine Control of		
Drint	12	38.55	Sav <del>e</del> in:	AE training		S C 🕽 🖻 🖽
	13	41.146	E.			
Export	14	43.741	6			
Import Variable	15	46.337	My Recent Documents			
Properties	16	48.932	-			
Dataset Properties	17	51.528				
Dataset Properties	18	54.123	Desktop			
	19	56.719	1.000			
	20	59.314				
	21	61.91	My Documents			
	22	64.505	100			
			CZC944B67V	File name: Save as type S-P	nentum1_Data arameter 2-Pott Riles (* s	2p)



## Agenda

### 7. Practical Examples

- 1. High-Speed Characterization (effect of 4.5 GHz Notch in test fixture)
- 2. BGA probe setup in infiniisim Virtual Probe
- 3. Tuned, measurement enhanced, IBIS parameters for DDR
- 4. Creating S2P (touchstone) files from Gerber files
- 5. <u>Basic Steps for Optimizing a Serial Link</u>
- 6. Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature
- 7. Small peek inside the 90.000 X 32 GHz scope



#### Practical example 5: Basic Steps for Optimizing a Serial Link



**Agilent Technologies** 

## **Optimizing a Serial Link**

Xilinx:

Multi-Gigabit Transceivers (MGTs)

- + IBERT Test Core
  - IBERT core provides stimulus, •
  - Tx & Rx setting control, and
  - BER measurement capability

#### Agilent:

Measurement instruments for analysis and optimization of signal integrity of Rocket IO

signals



### **Optimizing Rocket IO Signal Integrity**

#### **Basic Steps for Optimizing a Serial Link:**

- **1. Specify MGT configuration** using Xilinx ISE tools, per your design's characteristics.
- 2. Specify IBERT core parameters using Xilinx ChipScope Pro Core Generator consistent with #1 above; create IBERT core.
- 3. Load IBERT core and generate serial data.
- 4. Replace IBERT Tx by SerialBERT + De-Emphasized Signal Converter and optimize pre-emphasis controlled by BER measurement in IBERT Rx or JBERT N4903B. Alternatively, the optimal pre-emphasis setting could be controlled by using the eye opening measurement in the Realtime Scope 90000 series. The results of the optimization taps for Pre-emphasis could directly be used in the Multi-Gigabit Transceivers (MGT) of Tx.
- 5. Replace IBERT Rx by Scope and determine the optimal tap values for equalizer in the Rx using automated tap finder routine in the N5461A Equalization Software. The result of optimal equalization could be controlled by eye opening measurement in the Realtime Scope 90000 series at Rx. The optimal settings for equalization taps could directly be used in the MGT of the Rx.



Practical example 6 Serial Data Analysis Solutions

Mask Unfold Feature
 8b10b Trigger, Decode Feature,
 Search and Listing Feature





### Serial Data Analysis Solutions Mask Unfold Feature



### Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature



#### **Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature**



Page 124

- Agilent Technologies

## Agenda

### 7. Practical Examples

- 1. High-Speed Characterization (effect of 4.5 GHz Notch in test fixture)
- 2. BGA probe setup in infiniisim Virtual Probe
- 3. Tuned, measurement enhanced, IBIS parameters for DDR
- 4. Creating S2P (touchstone) files from Gerber files
- 5. Basic Steps for Optimizing a Serial Link
- 6. Serial Data Analysis Solutions: 8b10b Trigger, Decode, Search and Listing Feature
- 7. Small peek inside the 90.000 X 32 GHz scope



#### 90.000X Example of a good Signal Integrity Design

#### What it takes to deliver:

- ► An excellent IC process with high bandwidth capacity and low parasitic capacitance for low noise, customized for test for measurement
- IC package technology for isolation and reliability
- Pure signal path with other high performance components



**Technology investments deliver the highest measurement accuracy.** 



#### True Analog Bandwidth Delivers ... High Measurement Accuracy



The 90000 "X" Series represents Agilent's largest oscilloscope investment in its history

The new multi-chip module has five new chips all developed in an Agilent proprietary (200 GHz  $F_T$ ) InP chip process

New packaging technology enables the InP chips to be embedded in the packaging to minimize wire bond and inductance

High  $F_T$ , BS vias, high resistivity substrates enable flatter response to higher frequencies

Investment and Technology Results in Analog Bandwidth to 32 GHz without DSP boosting or Frequency Interleaving!



#### True Analog Bandwidth that Delivers ... High Measurement Accuracy The Evolution of the Infiniium Front End

	Quasi-coax to ensure signal shielding
	Industry's fastest preamplifier (32 GHz)
	Industry's fastest edge trigger chip (>20 GHz)
New Agilent proprietary packaging to ensure high bandwidth and low	New 32 GHz sampler with sample and filter technology
noise	



### Signal Integrity Example: Coax on PCB







**Agilent Technologies** 

### True Analog Bandwidth Delivers... High Measurement Accuracy





#### The Tchnology Investment to Reach High Bandwidth

- Agilent proprietary fabrication facility
   Agilent proprietary Indium Phosphide chip process
- Agilent proprietary packaging technology
  - Agilent proprietary preamplifier design
  - Agilent proprietary probe design
  - Agilent proprietary sampling chip design
- Agilent proprietary board design



## Agenda

- **1. Introduction**
- 2. Eye Masks & TDR with an Network Analyzer
- 3. Pre-Emphasis
- 4. Equalization
- 5. Virtual probing / De-Embedding
- 6. Probing Hardware
- 7. Practical examples
- 8. <u>Summary</u>





## **Questions?**



Agilent Technologies