





*Note: Pins 1 and 108 are 1.8-V Digital Logic Power Pins - no supply needed when using internal VREG18.
 *Note: pins 11, 24, 55, 58, 66, 75, 99, 91, and 90 are 1.2-V Digital Logic Power Pins - no supply needed when using internal VREG12.








Title: USB H/D

Page Contents: USB uAB Conn, USB Device Power Switch

Date: Wednesday, February 01, 2012

Rev: B Size: B Sheet 3 of 6

[illegible]



Rev B - changes:

- 1) R96 is now NP
- 2) R97 is now populated
- 3) Added a pull-down (R98) on TX_ER (PG7_GPI047)
- 4) Added 10k pull-ups (R243 and R244) on PC6_GPI070 and PC6_GPI070 so the LEDs are off by default.
- 5) Renamed headers to be sequential
- 6) Added a GND TP on the ISO (TP19) and non-ISO (TP20) sides
- 7) Switched around the analog signal mapping.
- 8) Changed the ref des for the LEDs and switches to match other boards.
- 9) Increased input cap to the DC-DC (C109) from 4.7uF to 10uF.
- 10) Changed the ADC to DIMM signals and added A.GPIO loop back for Tz inputs

ASSY Rev E - changes:

CHANGE ADC CAPACITOR VALUES

PWB REVISION C

ASSY Rev C - changes:

PWB REVISION C

ASSY F - changes:

CONVERTED LAYOUT AND SCHEMATIC TO ALLEGRO FOOTPRINTS

INCREASED OPTO ISOLATION

PROTOTYPE RUN ONLY

PWB REVISION D

ASSY Rev D - changes:

PRODUCTION RELEASE

PWB REVISION C

ASSY G - RELEASE 2.00

UPDATED SILKSCREEN CHANGES ON ASSY F PROTOTYPE TO CORRECT MISTAKES



Title: CONCERTO DIMM 100		
Page Contents: REVISIONS		
Date: Wednesday, February 01, 2012		
Rev: G	Size: C	Sheet 6 of 6