

A

B

C

D



E

F

Layout plan for UCD9224 & related circuitry:  
 Top & bottom layer: Signal traces  
 Layer two: ground plane  
 Layer 3: Analog ground near UCD9224  
 to pick up all analog connections  
 and V33 elsewhere  
 if inner layers needed for signal traces  
 use layer 3, not 2

Generally: most critical to get  
 filter caps close as possible to respective pins  
 Pins 36 7 47 to be tied directly to U1 powerpad  
 and have a feed thru close by to layer 3

target 1.2v across eap – ean at nominal vout



### Digital Control

This page started with Ed Jung's HPA397E1 rev E1.08 board

Texas Instruments

Title		
C	Number	Rev
UCD9224 / CSD96370Q5M 2 Outputs	PMP6000	A
Date	February 16, 2011	Drawn by Josh Mandelcorn
Engineer	Josh Mandelcorn	Filename PMP6000_revA.sch
Sheet	1 of 3	

TP1    TP2    TP3    TP4

A

B

C

D

E

F

A

B


C

D

E

F

Layout plan for power stages:  
 layers top & bottom for most power and signal traces  
 layer 2 will be ground,  
 power pad of U101 and U103 to ground with several vias  
 Get as much ground plane around U101 and U103 on each layer to cool these parts



Texas Instruments

Title		
UCD9224 / CSD96370Q5M 2 Outputs		
Size	Number	Rev
C	PMP6000	A
Date	February 16, 2011	Drawn by Josh Mandelcorn
Engineer	Josh Mandelcorn	Filename PMP6000_revA.sch
		Sheet 2 of 3

Channel 1

A

B

C

D

E

F

A

B

C

D

E

F

Layout plan for power stages:  
layers top & bottom for most power and signal traces  
layer 2 will be ground,

power pad of U201 and U203 to ground with several vias  
Get as much ground plane around U201 and U203 on each layer to cool these parts

