



Layout plan for power stages:
layers top & bottom for most power and signal traces
layer 2 will be ground,
power pad of U201 and U203 to ground with several vias
Get as much ground plane around U201 and U203 on each layer to cool these parts

Pwr Stage 2A

Pwr Stage 2B



Bias For Gate Drive



47uF output caps all size 1206
All 4 output ceramics need to be in one place
near positive output connector
on current rev A layout:
stack Cx22 / Cx23 on top of Cx24 / Cx25
effective INA213 input imdedance: 40k
in parallel with 2.5k bias impedance or 2.353k
target 500mV + 40mV/A typical
48mV/A max or about 2V at 30A

Channel 2 & 5V

Texas Instruments		
Title UCD9224 / CSD96370Q5M 2 Outputs		
Size C	Number PMP6000	Rev A
Date February 16, 2011	Drawn by Josh Mandelcorn	
Filename PMP6000_revA.sch	Sheet 3	of 3