







3 Description





UCC29950 SLUSC18 – SEPTEMBER 2014

UCC29950 CCM PFC and LLC Combo Controller

1 Features

- CCM Boost Power Factor Correction Control for High Power Factor and High Efficiency
- · High-Efficiency LLC Controller
- Low Start-Up Current, with Integrated High-Voltage Start-Up Control
- · On and Off Control of PFC Stage and LLC Stage
- Line Brownout Protection
- PFC Bus Over-Voltage and Under-Voltage Protection
- X-Cap Discharge Function for Reduced System Standby Power Consumption
- Three-Level LLC Over-Current Protection for Loads with High-Peak Power Requirements
- Over-Temperature Protection
- SOIC-16 Package

2 Applications

- Televisions
- High-Efficiency AC-to-DC Server Power Supplies
- High-Density Adapters
- Platinum PC Silver Box
- Gaming
- Audio
- Lighting Drivers
- Industrial Power

The UCC29950 provides all the control functionality for an AC-to-DC converter with a CCM boost Power Factor Correction (PFC) stage followed by an LLC converter stage. The controller is optimized to allow ease of use.

Proprietary CCM PFC algorithms enable the system to achieve high efficiency, smaller converter size with high power factor. The integrated LLC controller enables a high-efficiency DC-to-DC conversion stage utilizing soft switching for low EMI noise. Integration of PFC control and LLC control in a combo controller allows the control algorithms to take advantage of information from both stages.

The controller includes a control circuit for start-up using a Depletion Mode MOSFET with internal device power management that minimizes external component requirements and helps lower system implementation costs.


To further reduce the standby power an X-Cap discharge circuit is integrated. The UCC29950 implements a complete suite of system protection functions, including AC line brownout, PFC bus under voltage PFC and LLC, over current and thermal shutdown.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC29950	SOIC 16 Pin (D)	9.90 mm x 6.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Schematic



LLC stage Over-Current Protection Profile




Table of Contents

_			70 F / D //	
1	Features 1		7.3 Feature Description	
2	Applications 1		7.4 Device Functional Modes	27
3	Description 1	8	Application and Implementation	31
4	Revision History2		8.1 Application Information	31
5	Pin Configuration and Functions3		8.2 Typical Application	31
•	5.1 Detailed Pin Descriptions		8.3 Do's and Don'ts	52
6	Specifications6	9	Power Supply Recommendations	<mark>52</mark>
•	6.1 Absolute Maximum Ratings	10	Layout	53
	6.2 Handling Ratings		10.1 Layout Guidelines	<u>53</u>
	6.3 Recommended Operating Conditions		10.2 Layout Example	55
	6.4 Thermal Information	11	Device and Documentation Support	<u>55</u>
	6.5 Electrical Characteristics		11.1 Trademarks	<u>55</u>
	6.6 Typical Characteristics		11.2 Electrostatic Discharge Caution	55
7	Detailed Description 12		11.3 Glossary	55
	7.1 Overview	12	Mechanical, Packaging, and Orderable	
	7.2 Functional Block Diagram		Information	55
	-			


4 Revision History

DATE	REVISION	NOTES
September 2014	*	Initial release.

PRODUCT PREVIEW



5 Pin Configuration and Functions



Pin Functions

	THI Unctions					
PIN I/O		1/0	DESCRIPTION			
NAME	NO.	1,0	DESCRIPTION			
GND	1	-	Power ground. Connect all the gate driver pulsating current returns to this pin.			
GND2	2	0	Gate drive output for LLC stage high-side power MOSFET.			
VCC	3	-	Bias supply input.			
SUFG	4	0	Start-up MOSFET gate drive output.			
SUFS	5	I	Start-up MOSFET Source.			
AGND	6	-	Signal ground. Connect all device control signal returns to this ground.			
MD_SEL/PS_ ON	7	I	Self bias or aux bias mode selection. PFC and LLC stage ON/OFF control in aux bias mode.			
VBULK	8	1	Voltage sense input for PFC stage output.			
AC2	9	1	AC line voltage detection.			
AC1	10	I	AC line voltage detection.			
LLC_CS	11	1	Current sense input for the LLC stage.			
FB	12	1	Feedback signal input for LLC stage.			
PFC_CS	13	1	Current sense input for the PFC stage.			
GD1	14	0	Gate drive output for LLC stage low-side power MOSFET.			
AC_DET	15	0	AC line voltage fail signal output, for system use.			
PFC_GD	16	0	Gate drive output for PFC power MOSFET.			

Copyright © 2014, Texas Instruments Incorporated



5.1 Detailed Pin Descriptions

5.1.1 VCC

The VCC pin is the power supply input terminal to the device. This pin should be decoupled with a 10-µF ceramic bypass capacitor in both Aux Bias and Self Bias Modes. An additional hold-up capacitor is needed at this pin if operating in Self Bias Mode.

5.1.2 MD SEL/PS ON

MD_SEL/PS_ON pin. This pin can be used to make the UCC29950 operate in Self Bias or Auxiliary Bias Mode. If MD_SEL/PS_ON pin is high during start up the controller enters Self Bias Mode. In this mode, the capacitor on the device's VCC rail is charged by an external depletion mode MOSFET. Once the VCC rail reaches an appropriate operating voltage, the FET is turned off and the VCC rail is then supplied from an auxiliary winding on the LLC transformer. This avoids the standing or static losses incurred if a resistor were used to charge the VCC rail during startup.

If the MD_SEL/PS_ON pin is held low for at least 10 ms during start up the UCC29950 enters Aux Bias Mode. Once this time has passed this pin may be used to turn on the PFC stage on its own or both the PFC and LLC stages according to the values given in the MD_SEL/PS_ON part of the Electrical Characteristics.

5.1.3 SUFG, SUFS

The SUFG and SUFS are the control pins for an external start-up depletion mode FET. The use of a switched device here eliminates the static power dissipation in a conventional resistive start-up approach and reduces standby power consumption.

Connect the FET gate to SUFG and its source to SUFS. The drain of the FET is connected to the rectified AC voltage. SUFG and SUFS control the initial charging of the capacitor on the VCC rail during Self Bias start-up. SUFG and SUFS also provide an X-Cap discharge function in both Aux Bias and Self Bias Modes. X-Cap discharge is achieved by SUFG going high to turn the start-up FET on. The X-Cap is then discharged through the start-up FET and the SUFS pin into the capacitor on the VCC rail. A Zener diode on the VCC rail is recommended in both Aux Bias and Self Bias Mode to prevent multiple X-Cap discharge events from charging C_{VCC} to voltages greater than the absolute maximum rating of the UCC29950. This part should be 18 V in self bias applications. A lower voltage Zener could be used in aux bias applications, providing that the Zener voltage is greater than the normal operating VCC rail voltage.

If the UCC29950 is used in Aux Bias Mode then VCC is supplied by an external source and the external depletion mode FET is used only to provide the X-Cap discharge function. SUFG is at 0 V after a time $T_{\text{MODE_SEL_READ}}$ has elapsed. SUFG goes high if an X-Cap discharge is required. If the start up FET is not used then SUFS should be connected to VCC and SUFG left open circuit.

The start-up FET is always necessary for self bias operation. In this mode SUFG tracks SUFS as C_{VCC} is charged and VCC rises. When VCC reaches $V_{CCSB(start)}$ (typically 16.2 V) SUFG goes low. This turns the start-up FET off and the PFC and LLC stages are then started. SUFG remains low unless VCC falls below $V_{CCSB_UVLO(stop)}$ (typically 7.9 V) or an X-Cap discharge is required. If VCC falls below $V_{CCSB_UVLO(stop)}$ then SUFG goes high to turn the start-up FET on and recharge C_{VCC} back up to V_{CCSB_START} .

5.1.4 GD1, GD2

GD1 and GD2 are the LLC gate drive outputs for the LLC half-bridge power MOSFETs. A driver device, for example a UCC27714, is needed to generate a floating drive for the high-side MOSFET. GD1 drives the low-side MOSFET and GD2 drives the high-side MOSFET. At start up, the first LLC gate-drive pulse is on GD1 and connecting this to the low-side driver allows the bootstrap capacitor on the high-side driver to charge before the first GD2 pulse arrives. The first and last LLC gate drive pulses are normally half width and appear on GD1 and GD2 respectively. This is done to reduce or eliminate any DC flux in the transformer at start up or shutdown and applies, except in the event that the LLC_OCP3 level is exceeded. Alternatively, connect a suitable gate-driver transformer between these two pins to drive the LLC half-bridge MOSFETs directly. The typical peak current is 0.85-A turn on, 1.8-A turn off.



Detailed Pin Descriptions (continued)

5.1.5 GND

GND is the power ground for the device. Connect all the gate-driver pulsating current returns to this pin.

5.1.6 AGND

AGND is the signal ground for device control signals. Connect all control signal returns to this pin.

5.1.7 LLC_CS

LLC_CS is the LLC stage current sense input. LLC_CS is used for LLC stage over-load protection. The load current is reflected to the primary side of the transformer where it is sensed using a resistor. The UCC29950 senses the LLC stage input current level and enters the over-current protection Shut-Down Mode when the current-sense signal exceeds the current and time thresholds described in LLC Three Level Over-Current Protection . The controller tries to resume operation at 1-s intervals.

5.1.8 FB

FB is the LLC stage control-loop feedback input. Connect the opto-coupler emitter to this pin. The FB pin is the input to the internal VCO. The VCO generates the switching frequency of the LLC converter. GD1 and GD2 stops switching if this pin is driven above $V_{FB_LLC(off)}$ (typically 3.75 V) and resume operation when it falls below $V_{FB(max)}$ (typically 3.0 V). If this pin is held below $V_{FB(min)}$ (typically 200 mV) the GD1 and GD2 outputs runs at their minimum frequency.

5.1.9 PFC GD

PFC_GD is the gate-driver output for PFC MOSFET. Connect the PFC MOSFET gate through a resistor to control its switching speed. Because of the limited driving capability an external gate driver might be needed to support certain power MOSFET input capacitance conditions. The typical peak current is 0.3-A turn on and 0.9-A turn off.

5.1.10 PFC_CS

PFC_CS is the current sense input for the PFC stage. It is recommended to add a current-limiting resistor between the current-sense resistor and current-sense pin, to prevent damage during inrush conditions. A 1-k Ω resistor normally suffices. The UCC29950 implements a new hybrid average current-control method which controls the average current but uses the peak PFC_CS signal to terminate each switching cycle. Correct PCB layout is important to ensure that the signal at this pin is an accurate representation of the current being controlled.

5.1.11 VBULK

The VBULK pin is used for PFC output-voltage sensing. Connect the sensing resistors to this pin. The upper resistor in the potential divider must be 30 M Ω and the lower resistor must be 73.3 k Ω . The high impedance reduces the static power dissipation.

5.1.12 AC1, AC2

The AC1 and AC2 is the AC line voltage sensing input. The UCC29950 uses differential sensing for more accurate measurement of line voltage.

5.1.13 AC DET

The AC_DET is a system-level signal which may be used for indication and system control. AC_DET goes high if the instantaneous AC voltage remains below the brownout level for longer than 32 ms. An opto-coupler can be used to send a signal to a system supervisor device so that appropriate action can be taken. In order to provide hold-up time to the system, the power stages continues to operate for 100 ms after AC_DET goes high. This behavior is shown in Figure 10, Figure 11 and Figure 12.



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

			MIN	MAX	UNIT
Supply Voltage	VCC		-0.3	20	٧
Continuous Input	LLC_CS		-0.3	4.5	٧
Voltage Range	FB, AC1, AC2, VBULK, MD_SEL/PS_ON		-0.3	VCC+0.3	٧
	AC_DET		0	4.5	V
	SUFS		-0.3	20	٧
	SUFG		-0.3	SUFS+0.3	٧
	GD1, GD2, PFC_GD		-0.5	VCC+0.5	٧
	PFC_CS		-1.3	4.5	٧
Continuous Input Current Range	PFC_CS			±15	mA
Operational Junction	Operational Junction Temperature, T _J –40 125			°C	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 Handling Ratings

			MIN	MAX	UNIT
T _{stg}	Storage temperature range		-40	150	Ĵ
T _{SOL}	Lead temperature (10 s)		i	260	
V	Clastrostatia diseberge	Human body model (HBM), per AEC Q100-002 ⁽¹⁾		2000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011		500	V

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VCC	Supply voltage range	11	18	٧
V_{FB}	FB pin voltage range	0	VCC	V
V _{MD_SEL/PS_ON}	MD_SEL/PS_ON pin voltage range	0	VCC	٧

6.4 Thermal Information

		UCC29950	
	THERMAL METRIC ⁽¹⁾	SOIC (D)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	78.9	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	40.3	
$R_{\theta JB}$	Junction-to-board thermal resistance	36.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	8.9	
ΨЈВ	Junction-to-board characterization parameter	36.0	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.



6.5 Electrical Characteristics

-40°C < T_J < T_{SD} , VCC = 12 V, all voltages are with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I _{SUFS}	Charging current into V _{CC}	SUFS = 7.5 V, VCC = 4 V	-1	-2	-4	mA
VCC _{SB(start)}	In Self Bias mode, the controller will not start switching until the start up FET has charged the capacitance on the VCC pin above this level	MD_SEL/PS_ON = VCC at power- up (self bias mode)	15.0	16.2	17.4	V
VCC Bias Suppl	у		1			
VCC _{START} ⁽¹⁾	Controller starts at this VCC voltage	VCC rising	4.4	6	7.0	
VCC _{STOP} (1)	Controller stops at this VCC voltage	VCC falling	3.7	5.0	5.8	
$\begin{array}{c} VCC_{AB_UVLO(start} \\) \end{array}$	In Aux Bias Mode, VCC must be greater than this level to allow the controller to start the PFC and LLC gate drive outputs.	VCC rising MD_SEL/PS_ON = 0 V at power-up (Aux Bias Mode)	10.0	10.5	10.9	
VCC _{AB_UVLO(stop)}	In Aux Bias Mode, VCC must be greater than this level to allow the controller to continue to output the PFC and LLC gate drives.	VCC falling Aux Bias Mode	9.1	9.6	10.0	V
VCC _{SB_UVLO(stop)}	In Self Bias mode, VCC must be greater than this level to allow the controller to continue to output the PFC and LLC gate drives.	VCC falling Self Bias Mode	7.3	7.9	8.5	
VCC Supply Cur	rent		X			
ICC _{ENABLE}	Device is Enabled and providing PFC & LLC gate drive outputs	No load on GD1, GD2, PFC_GD	7.5	8.0	18.3	mA
MD_SEL/PS_ON						
V _{MODE_} SELSB	Minimum voltage on the MD_SEL/PS_ON pin that will select Self Bias mode on power up		1.1	1.6	2.1	V
T _{MODE_SEL_READ}	After VCC pin exceeds VCC _{START} . This is the minimum time that the MD_SEL/PS_ON pin must remain below V _{MODE_SELSB} to ensure that Aux Bias Mode is selected		10			ms
V _{PS_ONPFC_RUN}	Minimum voltage on the MD_SEL/PS_ON pin that causes PFC stage to run ⁽²⁾		20	25	33	%VCC
V _{PS_ONLLCPFC_R} UN	Minimum voltage on the MD_SEL/PS_ON pin that causes PFC and LLC stages to run ⁽²⁾	0	66	75	85	%VCC
AC_DET						
V _{OH_TP_LZ}	AC_DET output high	I _(AC_DET) = -1 mA	2.5	3.1	4.1	V
V_{OL}	AC_DET output low	I _(AC_DET) = 1 mA	19	35	80	mV
I _{O(max_source)}	AC_DET source current	V _{OUT} > 2.4 V			-1.6	mA
I _{O(max_sink)}	AC_DET sink current	V _{OUT} < 0.5 V			6.0	mA

 $[\]label{eq:VCC} VCC_{START} is always greater than VCC_{STOP}. \\$ Threshold voltage will track VCC and is therefore specified as a percentage of VCC



Electrical Characteristics (continued)

-40°C < T_J < T_{SD} , VCC = 12 V, all voltages are with respect to AGND (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
VBULK, PFC O	UTPUT VOLTAGE						
V _{BULK(ovp)}	PFC output overvoltage protection (auto recovery)		1.06	1.10	1.14	V	
V _{BULK(reg)}	V _{BULK} regulation set-point		0.907	0.940	0.973	V	
V _{BULK(IIc_start)}	LLC operation start threshold		0.70	0.73	0.77	V	
V _{BULK(IIc_stop)}	LLC operation stop threshold		0.45	0.49	0.53	V	
AC1, AC2, AC I	LINE SENSING FOR PFC						
R _{AC1}	AC1 pin resistance to AGND	AC1 pin	45	60	71	1.0	
R _{AC2}	AC2 pin resistance to AGND	AC2 pin	45	60	71	kΩ	
I _{AC(det)} ⁽³⁾	AC_DET is active HIGH when I _{AC} is below this level	Force current into AC1 or AC2 pins. Unused pin input at 0 V.	7.03	7.48	7.93		
I _{AC(low_falling)} (3)	PFC stage stops 100 ms after I _{AC} is at or below this level	Force current into AC1 or AC2 pins. Unused pin input at 0 V.	7.03	7.48	7.93		
I _{AC(low_rising)} (3)	PFC stage is allowed to start when I _{AC} is at or above this level	Force current into AC1 or AC2 pins. Unused pin input at 0 V.	8.04	8.55	9.1	μA _{RMS}	
I _{AC(high_falling)} (3)	PFC stage restarts if I _{AC} falls below this level. No soft-start	Force current into AC1 or AC2 pins. Unused pin input at 0 V.	30.7	32.0	33.3		
I _{AC(high_rising)} (3)	PFC stage stops if I _{AC} is at or above this level	Force current into AC1 or AC2 pins. Unused pin input at 0 V.	31.8	33.1	34.4		
I _{AC(halt)} (3)	PFC and LLC stages stop if I _{AC} is at or above this level	Force current into AC1 or AC2 pins. Unused pin input at 0 V.	32.8	34.2	35.6		
PFC_CS, PFC C	CURRENT SENSE						
V _{PFCCS} (cavmax)	Maximum voltage at PFC_CS pin, (ignoring signal ripple due to inductor ripple current) that determines maximum power delivered. Used to determine R _{CS_PFC}	1	-200	-225	-250	mV	
V _{PFCCS(max)}	Maximum voltage at PFC_CS pin	VBULK pin = 800 mV, V _{AC1} - V _{AC2} = V _{AC_PEAK} ⁽⁴⁾	-570	-800	-950		
PFC_GD, PFC	GATE DRIVER		•		•		
V _{HI(pfc_2mA)}	PFC_GD high level	$I_{O(PFC_GD)} = -2 \text{ mA}$	11.5	11.8	12.0	\/	
V _{HI(pfc_75mA)}	PFC_GD high level	$I_{O(PFC_GD)} = -75 \text{ mA}$	8.5	9.5	10.5	V	
R _{PFC(gd_hi)}	PFC_GD pull-up resistance	$I_{O(PFC_GD)} = -50 \text{ mA}$		14	25	Ω	
R _{PFC(gd_lo)}	PFC_GD pull-down resistance	I _{O(PFC_GD)} = 75 mA		4.4	10	77	
$t_{R(pfc)}$	PFC_GD rise time	Capacitive load of 1.0 nF on PFC_GD pin, 20% to 80%		30	45	no	
$t_{\text{F(pfc)}}$	PFC_GD fall time	Capacitive load of 1.0 nF on PFC_GD pin, 20% to 80%		10	25	ns	
f _{PFC}	Switching Frequency ⁽⁵⁾		87	98	109	kHz	

These are specified at 25°C. The relative levels for these specifications track each other. The equivalent line voltages are given in Table 2, assuming a source impedance of $9.3~\text{M}\Omega$. (3)

Tested at peak of line voltage or 90° from zero crossing. Includes dithering of ±2 kHz at nominal 333-Hz rate.




Electrical Characteristics (continued)

-40°C < T_J < T_{SD} , VCC = 12 V, all voltages are with respect to AGND (unless otherwise noted)

Feedback Jum voltage on FB pin LLC frequency is lated Jum voltage on FB pin LLC frequency is lated Jum voltage on FB pin LLC frequency is lated Jum LLC gate drive LLC gate drive Jum LLC switching Jum LLC sw	Below V _{FB_MIN} , LLC frequency is LLC _{Fmin} Between V _{FB_MAX} , and V _{FB_LLC_OFF} LLC frequency is LLC _{Fmax} Once V _{FB} exceeds V _{FB_LLC_OFF} , V _{FB} must fall below V _{FB_MAX} to resume 'switching LLC dead-time at minimum switching frequency. FB pin If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start sequence	0.17 2.90 3.62 63.7 321 224 45	0.2 3 3.75 70 350 300 60	0.23 3.10 3.88 74.8 378 388 71	V kHz ns kΩ	
e LLC frequency is lated num voltage on FB pin e LLC frequency is lated ge on FB pin above LLC gate drive nated num LLC switching ency num LLC switching ency for which GD1 and GD2 oth low during LLC tion at LLC _{FMIN} tance from FB pin to D Sense	Between V _{FB_MAX} , and V _{FB_LLC_OFF} LLC frequency is LLC _{Fmax} Once V _{FB} exceeds V _{FB_LLC_OFF} , V _{FB} must fall below V _{FB_MAX} to resume 'switching LLC dead-time at minimum switching frequency. FB pin If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start	2.90 3.62 63.7 321 224 45	3 3.75 70 350 300 60	3.10 3.88 74.8 378 388	kHz ns	
e LLC frequency is lated ge on FB pin above LLC gate drive nated num LLC switching ency num LLC switching ency for which GD1 and GD2 oth low during LLC tion at LLC _{FMIN} tance from FB pin to Sense Overcurrent threshold three	Conce V _{FB} exceeds V _{FB_LLC_OFF} , V _{FB} must fall below V _{FB_MAX} to resume 'switching' LLC dead-time at minimum switching frequency. FB pin If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start	3.62 63.7 321 224 45	3.75 70 350 300 60	3.88 74.8 378 388	kHz ns	
LLC gate drive nated num LLC switching ency num LLC switching ency for which GD1 and GD2 oth low during LLC tion at LLC _{FMIN} tance from FB pin to D Sense Overcurrent threshold three	must fall below V _{FB_MAX} to resume 'switching LLC dead-time at minimum switching frequency. FB pin If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start	63.7 321 224 45	70 350 300 60	74.8 378 388	ns	
num LLC switching ency for which GD1 and GD2 oth low during LLC tion at LLC _{FMIN} tance from FB pin to D Sense Overcurrent threshold three	FB pin If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start	321 224 45	350 300 60	378	ns	
for which GD1 and GD2 oth low during LLC tion at LLC _{FMIN} tance from FB pin to D Sense Overcurrent threshold three	FB pin If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start	224	300 60	388	ns	
oth low during LLC tion at LLC _{FMIN} tance from FB pin to Sense Overcurrent threshold three	FB pin If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start	45	60			
Sense Overcurrent threshold three	If this level is exceeded the PFC and LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start			71	kΩ	
Overcurrent threshold three	LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start		0.0			
three	LLC stages will stop for t _{LONG_FAULT} . Restart with a normal soft-start		0.0			
	sequence		0.9	0.94	V	
ge at LLC_CS pin at of full load		0.27	0.30	0.33		
				·		
very time after long fault		0.9	1.0	1.5	s	
very time after short fault		90	100	150	ms	
Drive Output				·		
GD2 output high level	$I_{O(GDx)} = -2 \text{ mA}$	11.5	11.8	12		
GD2 output high level	$I_{O(GDx)} = -75 \text{ mA}$	9.3	10.1	10.9	V	
GD2 gate driver pull-up ance	I _{O(GDx)} = -50 mA		5.8	10.5		
GD2 gate driver pull- resistance	I _{O(GDx)} = 75 mA		1.6	5	Ω	
gate driver rise time	Capacitive load of 1 nF on GD1, GD2 pins		12	30	200	
gate driver fall time	capacitive load of 1 nF on GD1, GD2 pins (20% to 80%)		11	25	ns	
nal shutdown erature	0			125	°C	
/ restart temperature			113			
	very time after short fault Drive Output GD2 output high level GD2 gate driver pull-up ance GD2 gate driver pull-resistance ate driver rise time mal shutdown erature	Very time after short fault Drive Output GD2 output high level $I_{O(GDx)} = -2 \text{ mA}$ GD2 output high level $I_{O(GDx)} = -75 \text{ mA}$ GD2 gate driver pull-up ance $I_{O(GDx)} = -50 \text{ mA}$ GD2 gate driver pull-resistance $I_{O(GDx)} = 75 \text{ mA}$ Capacitive load of 1 nF on GD1, GD2 pins gate driver fall time capacitive load of 1 nF on GD1, GD2 pins (20% to 80%)	very time after short fault Orive Output GD2 output high level I _{O(GDx)} = -2 mA 11.5 GD2 output high level I _{O(GDx)} = -75 mA 9.3 GD2 gate driver pull-up ance I _{O(GDx)} = -50 mA GD2 gate driver pull-resistance I _{O(GDx)} = 75 mA GD2 gate driver pull-resistance I _{O(GDx)} = 75 mA Capacitive load of 1 nF on GD1, GD2 pins GD2 pins (20% to 80%) The state driver fall time GD2 pins (20% to 80%) The state driver fall time GD3 pins (20% to 80%) The state driver fall time GD4 pins (20% to 80%) The state driver fall time GD4 pins (20% to 80%) The state driver fall time GD4 pins (20% to 80%)	Percey time after short fault $90 \ 100$ Prive Output GD2 output high level $I_{O(GDx)} = -2 \text{ mA}$ $11.5 \ 11.8$ GD2 output high level $I_{O(GDx)} = -75 \text{ mA}$ $9.3 \ 10.1$ GD2 gate driver pull-up ance $I_{O(GDx)} = -50 \text{ mA}$ 5.8 GD2 gate driver pull-resistance $I_{O(GDx)} = 75 \text{ mA}$ 1.6 Capacitive load of 1 nF on GD1, GD2 pins $I_{OD2} = I_{OD2} = I_{OD2}$	Percey time after short fault $90 \ 100 \ 150$ 150	



6.6 Typical Characteristics






Figure 1. LLC Switching Frequency vs V_{FB}






Figure 2. LLC Dead Time Vs V_{FB} (Normalized)




Figure 3. LLC Period vs Time During Soft-Start




Figure 4. LLC Frequency vs Time During Soft-Start




Figure 5. Normalized Switching Frequency Vs Temperature (for PFC and LLC)

Figure 6. PFC_CS Signal (diagrammatic)


Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



www.ti.com

Typical Characteristics (continued)






Figure 8. SUFS to VCC Current vs Temperature

Copyright © 2014, Texas Instruments Incorporated



7 Detailed Description

7.1 Overview

The UCC29950 combines all the functions necessary to control a Boost PFC and LLC power system. It is packaged in an SOIC-16 package. The SUFG and SUFS pins allow the system designer to use an external depletion mode MOSFET to provide start up power instead of using a dissipative resistor. The use of high-impedance voltage sensing networks further reduces standby power. The combo device uses information from both PFC and LLC stages to optimize the system efficiency, transient response and standby power. The controller can be operated with bias current supplied from a small external PSU (Aux Bias) or from a winding on the LLC transformer (Self Bias). The MD_SEL/PS_ON pin allows the user to turn on the PFC stage alone or both PFC and LLC stages if the controller is operated in Aux Bias Mode.

The UCC29950 has many protection features, these include:

- Bias Rail Under-Voltage Lockout
- Active X-Cap Discharge
- Line Under-Voltage Detection
- Line Over-Voltage Detection
- Line Brownout Detection
- Three Level Output Overcurrent Profile on LLC Stage
- PFC Stage Constant Input Power Limit
- PFC Stage Input Current Limit
- PFC Stage Second Current Limit
- PFC Stage Output Overvoltage Protection
- V_{BLK} Sensing Network Fault Detection
- V_{BLK} Over-Voltage Protection
- · PFC and LLC Stage Soft-Start
- PFC Stage Frequency Dithering
- Thermal Shutdown

The UCC29950 implements an advanced control algorithm to control the PFC stage input current. This proprietary hybrid method combines both average and peak-mode control methods.


- Accurate control of the average current drawn from the line gives good THD.
- Peak inductor current information is used to terminate each PFC switching cycle.
- The algorithm is insensitive to variations in the peak-to-average current ratio.

The input current is accurately controlled so that it follows the correct sinusoidal shape and also gives inherent cycle-by-cycle protection against excess MOSFET current. A further advantage is that the control loop is insensitive to PFC inductor and bulk capacitor variations. The UCC29950 takes full advantage of this fact to implement internal compensation of the PFC stage. This simplifies the system designer's task and reduces the external component count. A sophisticated soft-start algorithm is used to achieve a constant soft-start ramp time over a wide range of bulk capacitor values and initial conditions.

An LLC stage is typically used to convert the PFC stage output to an isolated final voltage for system use. The UCC29950 provides all the primary-side functions needed to control such a second stage. The input to the FB pin is an isolated control signal from the output. This signal is fed into a voltage-to-frequency converter (VCO). The VCO inserts an appropriate dead time and the resulting signals are routed through some on-chip drivers connected to the GD1 and GD2 outputs. The dead time is shortest at low LLC frequencies and is increased automatically as frequency is increased. A three level Over-Current Protection (OCP) function stops the GD1 and GD2 signals if the current signal at the LLC_CS pin goes outside of a defined current vs time profile.

7.2 Functional Block Diagram

NSTRUMENTS





7.3 Feature Description

7.3.1 Sense Networks

The UCC29950 uses fixed scaling factors to measure the signals at its pins. This means that the resistor values at the sensing inputs must conform to the values given in Table 1. The circuit position of the voltage sensing resistors is shown in Figure 9. The current sensing resistors are shown in Figure 13.

Table 1. Sensing Resistor Values

RESISTOR	DESCRIPTION	MIN	TYP	MAX	UNIT
R _{L1} and R _{L2}	1% tolerance parts are recommended. To meet voltage ratings, it may be necessary to split the resistance across more than one part.	9.21	9.30	9.40	ΜΩ
R _{TOP}	1% tolerance parts are recommended. To meet voltage ratings, it may be necessary to split the resistance across more than one part.	29.7	30.0	30.3	
R _{BOT}	1% tolerance parts are recommended. A parallel combination of a 75-k Ω and a 3.3-M Ω resistor gives a nominal 73.33 k Ω	72.50	73.33	74.07	kΩ
R _{CS(PFC)}	Value depends on system power level and is given by Equation 67			G	
R _{CS(LLC)}	Value depends on system power level and is given by Equation 44			,	




Figure 9. Voltage Sensing Network

7.3.2 Sense Network Fault Detection

In a boost converter, there is a direct conduction path from AC line to the bulk capacitor which ensures that it will be charged to peak of line even if the PFC stage controller is inactive. At start-up the UCC29950 measures AC line voltage and the voltage on the PFC bulk energy storage capacitor. If the UCC29950 measures V_{BLK} to be lower than V_{AC} it enters a latched fault condition. This feature prevents the PFC stage from running if the upper resistor in the voltage sensing network has gone open circuit. If the lower resistor has gone open circuit, then the UCC29950 detects this as an over-voltage event on the output and PFC switching will not start.



7.3.3 PFC Stage Soft-Start

The UCC29950 soft-start will typically charge the PFC boost capacitor within 50 ms to 100 ms of starting.

7.3.4 AC Line Voltage Sensing

The UCC29950 uses differential AC line sensing through its AC1 and AC2 pins. Differential sensing provides more accurate measurements than single ended sensing, especially at startup and under light load conditions. It also allows faster detection of AC line disconnection or failure.

Normal single ended sensing assumes that the diodes connected to the negative going AC line are forward biased and that a single measurement of the positive going AC line is a true representation of the input voltage. This is normally true but if there is no current being drawn, as is the case under no-load or start up conditions, then it is possible that all the diodes in the bridge are reverse biased. If this happens then a single ended measurement will overestimate the true AC line voltage. The differential AC line sensing used in the UCC29950 avoids these errors.

The external resistor value impedance for AC1 and AC2 is required to be 9.3 M Ω . This reduces the static power dissipation and provides the correct divider ratio in conjunction with the GAIN and OFFSET factors of the device, (see Equation 1).

These factors are set at the time the UCC29950 is tested. They are used to compensate for device to device variations in R_{AC1} and R_{AC2} .

$$VAC = |AC1 - AC2 - OFFSET| \times GAIN \tag{1}$$

AC1 and AC2 must be connected to the AC line side of the bridge rectifier through $9.3\text{-}M\Omega$ resistors. The high impedance sensing network is effectively a current source which is why the levels in the electrical characteristics table are given in terms of currents rather than voltages. The equivalent voltages are given in Table 2.

The 9.3-M Ω resistors must be able to support the full voltage at peak of AC line and are conveniently made from three 3.09-M Ω resistors in series. It is recommended to minimize the length of track between the ACx pins and the lowest resistor in the chain.

Table 2. PFC AC Line Voltage Action Levels (1)

VOLTAGE		PARAMETER	MIN	TYP	MAX	UNIT
V _{AC(det)}	AC_DET will be active HIGH when VAC is below this level	I _{AC(det)}	65.5	70	74.5	V_{RMS}
V _{AC(low_falling)}	PFC stage stops 100 ms after VAC is at or below this level	I _{AC(low_falling)}	65.5	70	74.5	
V _{AC(low_rising)}	PFC stage is allowed to start when VAC is at or above this level	I _{AC(low_rising)}	75	80	85.2	
V _{AC(high_falling)}	PFC stage restarts if VAC falls below this level	I _{AC} (high_falling)	287	300	313	
V _{AC(high_rising)}	PFC stage stops if VAC is at or above this level	I _{AC} (high_rising)	297	310	323	
V _{AC(halt)}	PFC and LLC stages stop if VAC is at or above this level	I _{AC} (halt)	306	320	333	

⁽¹⁾ Based on parameter values in Electrical Characteristics table and calculated assuming 9.3 MΩ resistors in AC1 and AC2 lines. The relative levels of these action levels track each other.


7.3.5 V_{BLK} Sensing

 V_{BLK} is sensed through a potential divider with a resistance of 30 M Ω between the VBULK pin and V_{BLK} . The bottom resistor in the potential divider is 73.3 k Ω . The 30 M Ω resistor has to support the full VBLK voltage and it is normal to split this resistance into three separate parts of 10 M Ω each. As noted in Sense Network Fault Detection the UCC29950 will not start the power stages if it detects that V_{BLK} is less than peak of VAC. Because of the high impedance nature of the sensing network it is recommended to minimize the length of track between the VBULK pin and the lowest resistor in the sensing chain.



7.3.6 AC Input UVLO and Brownout Protection

The UCC29950 provides full brownout protection and will not react to single-cycle AC line dropouts. While the PFC stage is running the controller checks each AC line half-cycle. A valid AC line input is detected if the peak voltage during an AC line half-cycle is greater than the brownout level (equivalent to $70~V_{RMS}$). The AC_DET output goes high if no valid AC line input is detected for a period greater than 32 ms and both the PFC and LLC stages stop operating 100 ms later.






Figure 10. AC Line Dropout




Figure 11. AC Line Disconnect




Figure 12. AC Line Brownout



7.3.7 Dither

The PFC stage switching frequency is stepped between three discrete frequencies at a rate of 333 Hz. The frequencies are spaced at nominal 2-kHz intervals. The dither rate is selected to avoid harmonics of the major AC line frequencies. Dither is effective in reducing the average EMI level and also reduces the quasi-peak levels but to a lesser extent.

7.3.8 Active X-Cap Discharge

If the Active X-Cap discharge function is to be used, the drain of the start-up FET must be connected to the AC side of the bridge rectifier, as shown in Figure 20. The X-Cap is discharged by bringing SUFG low to turn the start-up FET on. The discharge path is then through the startup FET, via the SUFS pin and into C_{VCC} .

NOTE

A zener diode should be used to clamp VCC and prevent multiple X-Cap discharge events from over charging the capacitor.

When the AC line is removed the UCC29950 detects that the zero voltage crossings on V_{AC} have ceased. If the PFC stage is running at that time then the X-Cap is discharged through the switching action of the PFC stage and no further action is needed. If the PFC stage is not running at the time of disconnection, perhaps because MD_SEL/PS_ON is held low or VBULK is > $V_{BULK(reg)}$, then SUFG is set high if VC_{X-Cap} (the voltage on the X-Cap) is greater than 42 V and the X-Cap is discharged. If VC_{X-Cap} is < 42 V then it is regarded as being at a safe level, discharge is not needed and SUFG is not set high. The X-Cap is always discharged within the 1 s allowed by the safety standards but there may be up to 300 ms delay or latency in SUFG operation if the controller is operating in burst mode, for example at light loads. The UCC29950 makes the decision to set SUFG high based on the Voltage on the X-Cap at the end of this latency period.

7.3.9 LLC Stage Soft Start

The LLC stage soft-start ramps the LLC gate drive frequency from min period $(1/LLC_{F(max)})$ to max period $(1/LLC_{F(min)})$ over a 100-ms interval. The ramp is terminated when the voltage at the FB pin is such that it would command a higher frequency than the ramp. The first pulse from the GD1 output is half width. This balances the flux excursion in the LLC power stage magnetics.



7.3.10 PFC Stage Current Sensing

The UCC29950 controls the average current in the PFC inductor. This means that the current sense signal at the PFC_CS pin must represent the inductor current during the full PFC switching cycle. That is when the MOSFET is ON and also when the MOSFET is OFF. This is achieved by putting the current sensing resistor, R_{CS(pfc)}, in the position shown in Figure 13 and Figure 31.

NOTE

The current sense signal, V_{CS_PFC} , is negative going, so the signal goes more negative as the inductor current increases.

The current sensing resistor is on the input current return path and inrush currents flow through it. These may generate large voltage drops on the current sense resistor. These voltages may be higher than the negative voltage rating on the PFC_CS pin. A resistor, recommended value = 1 k Ω , between the current sensing resistor and the PFC_CS pin is used to avoid over stressing the device. Signal diodes may be necessary to provide additional clamping. A small filter capacitor may be useful to further reduce the noise level at this pin but be careful that this part does not significantly attenuate the ripple component of the current sense signal. These components are shown in Figure 13.

The current drawn from the AC line is limited so that the peak voltage on the PFC_CS pin, ignoring PFC stage switching ripple, does not exceed –225 mV, V_{PFCCS(cavmax)}, as shown in Figure 6.

There is a second current limit point at $V_{PFCCS(max)}$ and the peak voltage at the PFC_CS pin should not be allowed to exceed this limit (-570 mV). The operation of this second current limit is explained later. The PFC current sense resistor ($R_{CS(pfc)}$) value needed can be calculated using Equation 67.




Figure 13. Current Sensing Connections



7.3.11 Input Power Limit

The UCC29950 has a true input power limit which limits the PFC stage power at a level which is independent of the AC line voltage. This is more useful than a simple fixed input current limit where the power would be limited at different levels depending on the AC line voltage. The power limit is set by the choice of R_{CS(pfc)} according to Equation 3.

7.3.12 PFC Stage Soft Start

When the power system is first connected, the bulk capacitor charges to the peak value of the AC line voltage. The PFC stage soft-start process first calculates the current needed to charge the bulk capacitor from this initial stage to the regulation setpoint (VBULK at $V_{BULK(reg)}$) in a nominal 50 ms. This is an approximate calculation based on a bulk capacitance of 0.8- μ F per watt and varies if a larger or smaller capacitor is used. The PFC stage is then started using this current limit value.

7.3.13 Hybrid PFC Control Loop

The UCC29950 controls a continuous-conduction mode PFC stage by using a novel method combining average current-mode control with peak-current sensing. Among other advantages, this method eliminates the peak-mode line current distortions due to a varying peak-to-average current ratio. The average current is used to control the average value of the PFC inductor current and the peak current is used to terminate each PWM cycle and provide high bandwidth, cycle-by-cycle current control or limiting. Good power factor is achieved by forcing the average input current to follow a demand signal that is derived from the AC line voltage.

Traditional current-mode control systems require resistor and capacitor compensation components to shape the system response. It is difficult to integrate these components into a semiconductor chip and external parts must be used. The UCC29950 avoids the need for external compensation networks by implementing the average portion of the control loop digitally. The entire outer-voltage control loop is digital and the required slow response is easily achieved without the need for external parts. This mixed signal approach uses digital methods for low-frequency compensation and analog op-amps and comparators for the actual PWM duty-cycle generation.

The input AC line voltage is sensed differentially through the AC1 and AC2 pins, as shown in Figure 14. Differential sensing allows more accurate measurement of the AC line voltage over the entire input power range, including no load, than single ended sensing. The $I_{AV(dem)}$, voltage loop output and the I VAC1 –VAC2 I signals are all implemented digitally. The voltage loop generates the control signal for the cycle-average power demand based on the error voltage between the VBULK pin and V_{REF} . This loop is implemented digitally and provides correct compensation over the expected range of bulk capacitor values based on a capacitance to power ratio between 0.5 μ F W^{-1} and 2.4 μ F W^{-1} . This eliminates the need for external compensation components and simplifies the design task.

The output of the voltage loop is then multiplied by the instantaneous value of the AC line voltage to generate a current demand signal $I_{AV(dem)}$. The current-demand signal normally has a rectified sinusoidal shape. The current-loop output is used to program a duty cycle which is then sent to the PFC_GD pin through a driver. The minimum duty cycle is 0% at which point the PFG_GD output is kept low for the entire switching cycle. The maximum duty cycle for the PFC_GD output is at least 92%.

NOTE

The maximum duty cycle is imposed by the PWM block independently of the input from the current loop and does not depend on inputs from the current loop or elsewhere.






Figure 14. PFC Control Loop

The inner current loop uses a hybrid mixed signal control method as shown in Figure 15. The I_{AV(dem)} signal (digital average current demand) is converted to an analog form and summed with the sensed current signal I_{CS} by the unity gain inverting amplifier, A1. The current sensed is the total inductor current which means that the sensing resistor is placed in the negative return as shown in Figure 13. The $I_{AV(dem)}$ signal is positive going, greater $I_{AV(dem)}$ values commands larger currents. The signal at the PFC_CS pin is negative going so that larger currents give a more negative signal level. The action of the control loop is to keep the inverting and noninverting inputs to A1 at the same level (450 mV). The output of the A1 amplifier contains both average and peak-inductor current information. The average level at the A1 amplifier output is extracted by the ADC and digital filter shown in the block called A2 in Figure 15. This average level is then subtracted from the fixed PWM ramp coming from the waveform generator. The result is converted into an analog signal by the DAC and sent to the inverting input of the fast analog PWM Comparator. The comparator ramp has an offset which is a function of the digital-filter output. This offset value moves up and down in response to changes at the A1 output. The comparator ramp at the inverting input is negative going and that at the non-inverting input is positive going. This increases the noise immunity of the comparator making an incorrect, early termination of the cycle is less likely.

Product Folder Links: UCC29950



If the $I_{AV(dem)}$ signal increases, for example in response to an AC line voltage or load change then the average output of the A1 amplifier initially decreases by the same amount. The PWM duty cycle, and inductor current, will then increase because as $V_{A1(out)}$ moves negative, it takes longer for the two signals at the comparator inputs to intersect and terminate the cycle. The digital-filter output also increases in response to the change in $V_{A1(out)}$ according to its frequency response characteristic and the average value of the comparator ramp moves negative. This tends to reduce the PWM duty cycle. Eventually, as the PFC inductor current increases the $V_{A1(out)}$ signal returns to its equilibrium point at 450 mV. The digital filter dynamically adjusts its output up or down so as to keep the average value of the comparator ramp at the level where $V_{A1(out)}$ is kept at 450 mV. The overall effect is that a unipolar sinusoidal demand signal is translated into a unipolar sinusoidal PFC inductor current.




Figure 15. UCC29950 Hybrid Current-Mode Control



7.3.14 PFC Stage Second Current Limit

An individual PFC switching cycle is normally terminated by the PWM Comparator. If for some reason the PWM Comparator fails or has stopped operating then there is a second comparator monitoring the output of the A1 amplifier (OCP Comparator in Figure 15). The OCP comparator turns the PFC MOSFET off and provides an additional protection function for the devices in the power train.

If the output of A1 reaches 850 mV then the OCP comparator trips. Two actions follow:

- 1. The existing PWM cycle is terminated immediately.
- 2. Both the PFC and LLC stages shut down for 1 s followed by a re-start.

7.3.15 PFC Inductor and Bulk Capacitor Recommendations

The CCM Boost converter current-mode control loop is insensitive to PFC inductor value and can operate over a wide range of inductance values. The inductor value in a given application is a trade off between ripple current, physical size, losses, cost and several other parameters. For example, in Detailed Design Procedure for the PFC stage a value of 600 μ H for a 300-W application is chosen. In practice the loop is stable for any inductance between 300 μ H and 3 mH.

The hybrid control loop has been designed to be stable for any bulk capacitance between 0.5 μ F W⁻¹ and 2.4 μ F W⁻¹. For a 300-W application, this would allow the use of a bulk capacitance between 150 μ F and 720 μ F. These limits on PFC inductance and bulk capacitance are conservative.

7.3.16 PFC Stage Over Voltage Protection

In normal operation the PFC stage control loop in the UCC29950 regulates the PFC stage output voltage (V_{BLK}) such that the voltage at the VBULK pin is held at $V_{BULK(reg)}$. If the recommended sensing network is used then this corresponds to 385 V on the bulk capacitor. If the voltage at the VBULK pin exceeds $V_{BULK(ovp)}$ the PFC stage is stopped immediately. It restarts once VBULK falls back to the $V_{BULK(reg)}$ level. The OVP level corresponds to 450 V at the PFC bulk capacitor. This protects the PFC stage against over stresses due to rapid increases in V_{BLK} , occurring if an AC line surge event were to happen. The LLC stage continues to operate in order to load and discharge the bulk capacitor. The OVP response is immediate, of the order of 100 μ s, and is more rapid than the response of the normal PFC voltage control loop.




Figure 16. VBULK Over-Voltage Protection



7.3.17 LLC Stage Control

The UCC29950 has three pins dedicated to the control of an LLC power stage, the two gate drives GD1 and GD2, and the feedback pin, FB. If the controller is operating in Aux Bias Mode then the MD_SEL/PS_ON pin may also be used to turn the LLC stage on or off. The UCC29950 includes an on chip Voltage to Frequency Converter (VCO) which converts the voltage on the FB pin into a square wave at the desired frequency according to the graph in Figure 1. The basic response time of the voltage to frequency conversion process is typically less than 40 us. This means that the overall response of the LLC power system is dominated by the other components in the loop, for example, the opto-coupler and error amplifier on the output, rather than by the UCC29950. Inverted and non-inverted versions of the square wave are produced and a dead time is added. The dead time added is a function of the frequency being generated according to the graph in Figure 2. The signal is then passed to the on-chip drivers connected at the GD1 and GD2 pins. The GD1 and GD2 signals are highly symmetrical, typically they match to better than 0.1%.

When the LLC stage starts the first pulse from the GD1 pin is half width. When it stops, other than in response to a LLC Level Three OCP event, the final pulse from the GD2 pin is also half width. This eliminates the DC flux which would otherwise appear in the LLC transformer core.




Figure 17. LLC GD1 and GD2 Start and Stop



7.3.18 Driver Output Stages and Characteristic

The output stage pull-up features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide an increased sourcing current enabling fast turn-on, as it delivers the highest peak-source current during the Miller plateau region of the power-switch turn-on transition, when the power switch drain or collector voltage experiences high dV/dt. The N-Channel device can pull the driver output to within one threshold voltage drop of the V+ rail. The P-Channel device can pull the driver output all the way to V+.

The effective resistance of the UCC29950 pull-up stage during the turn-on instant is therefore lowest during the time when the highest current is needed. The pull-down structure in UCC29950 is composed of an N-Channel MOSFET which can pull the output all the way to GND.

The structure in Figure 18 is used in the output circuit of the low power driver used to output the AC_DET signal. It has the same pull up characteristics, but at an impedance level more suitable for driving a signal level load such as an optocoupler LED.




Figure 18. Driver Output Stage (simplified)

7.3.19 LLC Stage Dead Time Profile

The UCC29950 programs a dead time into the LLC gate drive outputs (GD1 and GD2) which follows the profile shown in Figure 2. The dead time is longest at high frequencies because the currents in the resonant tank circuit are less and so the stray capacitances at the switched node take longer to swing from one rail to the other. At low frequencies the opposite is true. The currents in the resonant tank are greater and the switched node swings more quickly.

7.3.20 LLC Stage Current Sensing

The UCC29950 uses primary-side current sensing to monitor the output current. This has the advantage that current limiting can be implemented without having to bring a current limit signal across the primary-to-secondary isolation barrier. Also, assuming that the output voltage of the LLC stage is lower than the input, the currents in the primary circuit are lower than those in the secondary. This allows a larger value of sensing resistor to be used without incurring excessive power dissipation. One side effect of sensing on the transformer primary is that the sensed current includes start up charging currents onto the LLC stage output capacitance. The three level OCP feature allows this charging current to flow without tripping a fault. Even if the current sensing were done on the secondary side and outboard of the LLC stage output capacitance there may still be additional, off-board capacitance whose charging current does flow in the sensing resistor.



7.3.21 LLC Three Level Over-Current Protection

The UCC29950 uses the LLC stage input current to represent the output current. The value of the LLC current sense resistor that should be used is given by Equation 44.

Three levels of overcurrent protection as shown in Figure 19, are provided to allow the UCC29950 to react in a flexible manner to an over current event. $V_{CS(ocp1)}$ and $V_{CS(ocp2)}$ faults are triggered after a short delay. $V_{CS(ocp3)}$ level faults are acted on immediately.

Table 3. LLC 9	Stage Over-Current	Protection Levels
----------------	--------------------	--------------------------

OCP PARAMETER	DESCRIPTION	VALUE			
V _{CS(ocp1)}	First overload detection level. If this threshold is exceeded for t_{OCP1} then both the PFC and LLC stages will shut-down. Restart with a normal soft-start sequence after $t_{LONG(fault)}$ (1 s typ).	133% of V _{CS(IIc_max)} . Typically 400 mV			
t _{OCP1}		52 ms			
V _{CS(ocp2)}	Second overload detection level. If this threshold is exceeded for t_{OCP2} then both the PFC and LLC stages will shut-down. Restart with a normal soft start sequence after $t_{LONG(fault)}$ (1 s typ).	200% of V _{CS(IIc_max)} . Typically 600 mV			
t _{OCP2}		10 ms			
V _{CS(ocp3)}	Third overload detection level. If this threshold is exceeded for t_{OCP3} then both the PFC and LLC stages will shut-down. Restart with a normal soft start sequence after $t_{LONG(fault)}$ (1 s typ).	300% of V _{CS(IIc_max)} . Typically 900 mV			
tосрз	This is the time the UCC29950 takes to react to a level three overload voltage at the LLC_CS pin. Board level filtering can reduce the signal rise time at the pin and significantly increase the overall reaction time.	<5 μs			

If any of these over-current protection events occurs the controller enters a hiccup mode of operation and it tries to restart the power stages at 1-s intervals. This graduated response allows the power stage to ride through a short-term transient overload but reacts quickly and to protect the power stage from heavy overload or output short-circuit events.




Figure 19. UCC29950 Output Over-Current Protection Profile



7.3.22 Over-Temperature Protection

If the UCC29950 junction reaches its T_{SD} (Thermal Shutdown Temperature) it stops both the PFC and LLC stages. The device then cools down to its T_{ST} (Start / Restart Temperature). It then initiates a full soft start of both stages, provided that the other conditions for start up are met. An over-temperature protection event is treated as a long fault with a 1-s recovery time. The thermal inertia in the device package normally prevents the junction temperature from falling to T_{ST} within 1 s so that this 1 s fault time is not apparent to the user.

7.3.23 Fault Timer and Control

Three types of faults are recognized by the UCC29950:

- Latching
- Long with Auto Recovery (1 s)
- Short with Auto Recovery (100 ms)

A latching shutdown is triggered by the following events. VCC must be cycled off and on to reset these faults:

- V_{BLK} < Peak of AC line. (This can happen only if there is a fault in the V_{BLK} sensing network or an open circuit
 in the path between the line input and C_{BLK}. This condition is evaluated each time the UCC29950 turns on. It
 is not evaluated during normal operation.)
- At start-up the UCC29950 performs a cyclic redundancy check on its internal memory. If the device fails this check it stops immediately and will not attempt to start the power stages.

A long fault is triggered by any of the following events:

- LLC stage Over Current Protection
- PFC Stage Second Current Limit
- X-Cap Discharge (This reduces average power dissipation in the high-voltage depletion mode MOSFET)
- Over Temperature Fault (Thermal inertia increases the recovery time)

A short fault is triggered by any of the following events:

- VCC Under Voltage
- VAC < V_{AC(low_falling)} (Brownout)
- VAC > V_{AC(high_rising)}



7.4 Device Functional Modes

7.4.1 Mode Selection

The UCC29950 may be operated in one of two modes. In Aux Bias Mode VCC is supplied from an external source. A small, separate fly-back supply is normally used for this purpose. Aux Bias Mode allows the user to turn both the LLC and PFC stages off or to run only the PFC stage or to run both PFC and LLC stages together and to run the system at no load if desired. In Self Bias Mode the VCC rail is powered from a small auxiliary winding on the LLC transformer and ON/OFF control of the PFC and LLC stages is not possible in Self Bias Mode.

7.4.2 Start-Up in Aux Bias Mode

A small external PSU is used to supply VCC in Aux Bias Mode. A 12-V 50-mA supply is normally sufficient but this does depend on system level factors such as the gate-driver circuitry used, the load presented by the switching MOSFETs and other factors.




Figure 20. Aux Bias Mode (optional X-Cap discharge components shown within dotted lines)



Device Functional Modes (continued)

Aux Bias Mode is selected if the MD_SEL/PS_ON pin is kept lower than $V_{MODE(selsb)}$ for a time greater than $T_{MODE(sel_read)}$ after VCC passes the VCC_{START} threshold. After this time has passed, the MD_SEL/PS_ON pin may be used to turn on the PFC stage alone by setting this pin to 50% of VCC or both the PFC and LLC stages by setting this pin to 100% of VCC. These levels track VCC and have a wide tolerance band.

The normal sequence in a system is that VAC is applied, MD_SEL/PS_ON is held low, VCC comes up and MD_SEL/PS_ON is then used to turn the PFC/LLC stages on as shown in Figure 21.

This sequence applies whether or not the X-Cap discharge function is being used

Typical start-up times in Aux Bias Mode are in the range 150 ms to 250 ms after MD_SEL/PS_ON is brought high.




Figure 21. Typical Aux Bias Turn-On Sequence (both PFC and LLC stages are turned on)



Device Functional Modes (continued)

7.4.3 Start-Up Operation in Self-Bias Mode

In Self Bias Mode, the MD_SEL/PS_ON pin should be tied to VCC as shown. The start-up FET is a normally on depletion mode device so C_{VCC} is charged via the start-up FET and the internal current-limiting block. Initial charging of C_{VCC} happens automatically even though VCC is below VCC_{START}. When VCC reaches VCC_{START} the SUFG pin goes low, which turns the start-up FET off. If the MD_SEL/PS_ON pin is tied to VCC, the UCC29950 enters Self Bias Mode. SUFG goes high again to turn the start-up FET on again and allow C_{VCC} to charge further. When C_{VCC} has been charged to VCC_{SB(start)} (typically 16.2 V) the start-up FET is turned off and providing that the current into the AC1 and AC2 pins is greater than $I_{AC(low_rising)}$ and that the sensed V_{BLK} voltage is greater than peak of AC line the PFC stage is started. As noted earlier, an 18-V zener diode should be used to clamp the voltage on C_{VCC} .




Figure 22. Self Bias Mode



Device Functional Modes (continued)

The start-up time in Self Bias Mode depends strongly on the current available for charging and on the capacitance on the VCC rail and. A first pass estimate of start-up time can be made using:

$$f_p = \frac{1}{2\pi\sqrt{(L_R + L_M)C_R}} \tag{2}$$

For typical values, assuming C_{VCC} is 200 μF , t_{START} is therefore 1.8 s.




Figure 23. Typical Self Bias Turn-On Sequence

7.4.4 Bias Rail UVLO

The UCC29950 continuously monitors the voltage at its VCC pin. It stops both the PFC and LLC stages if VCC falls below VCC_{AB(uvlo_stop)} or VCC_{SB(uvlo_stop)}, depending on whether it is operating in Aux Bias or Self Bias Modes respectively. In Aux Bias Mode, the device simply waits for VCC to recover to a voltage greater than VCCAB(uvlo stop). At which point it restarts. If it is operating in Self Bias Mode it sets SUFG HI to turn the start-up FET on. The current through the start-up FET then charges the capacitance on the VCC rail up to VCC_{SB(start)} at which point the system tries to restart as described earlier.

Product Folder Links: UCC29950

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



8 Application and Implementation

8.1 Application Information

The UCC29950 device is a highly-integrated combo controller. It is designed for applications requiring a CCM boost PFC input stage followed by an LLC output / isolation stage. The PFC loop is internally compensated and requires no external loop-compensation components. EMI filtering is simplified because the PFC stage operates at a fixed frequency with dither. A three level output overload protection current/time profile is included.

8.2 Typical Application

A typical application for this device would be in a 300-W, universal input isolated PSU with a 24-V (12.5-A) output.




Figure 24. Power Stage Application

Copyright © 2014, Texas Instruments Incorporated



Typical Application (continued)




Figure 25. Controller Application

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated

32



Typical Application (continued)

8.2.1 Design Requirements

The typical application should meet the following requirements:

Table 4. Typical Application Requirements

PARAMETER	REQUIREMENT		
V _{AC}	Input voltage	85 V _{AC} to 264 V _{AC}	
f _{LINE}	Line frequency	47 Hz to 63 Hz	
V_{BLK}	Nominal PFC stage output voltage	385 V	
V _{BLK(ripple)}	Max V _{BLK} ripple (2 x Line Frequency)	30 V _{PP}	
V _{BLK(max)}	Maximum PFC stage output voltage, V _{BLK} + ½ V _{BLK(ripple)}	400 V	
V _{BLK(min)}	Minimum PFC stage output voltage, V _{BLK} – ½ V _{BLK(ripple)}	370 V	
V _{BLK(hu)}	Minimum PFC stage output voltage at end of hold-up time	350 V	
V _{OUT}	Output voltage	24 VDC	
V _{OUT(min)}	Min output voltage	21.6 V (V _{OUT} – 10%)	
V _{OUT(max)}	Max output voltage	26.4 V (V _{OUT} +10%)	
I _{OUT}	Full load output current	12.5 A	
V _{OUT(pk_pk)}	Output voltage ripple	300 mV	
P _{OUT}	Output power	300 W	
η	Efficiency	90 %	
P _F	Power factor	0.99	
t _H	Hold-up time	10 ms	
f _{PFC}	PFC stage switching frequency	98 kHz	



8.2.2 Detailed Design Procedure

8.2.2.1 LLC stage

Start the design by deciding on the component values in the LLC power train and then move to the PFC stage.

The LLC stage design procedure outlined here follows the one given in the TI publication "Designing an LLC Resonant Half-Bridge Power Converter" which is available at http://www.ti.com/lit/ml/slup263/slup263.pdf. The document contains a full explanation of the origin of each of the equations used. The equations given below are based on the First Harmonic Approximation (FHA) method commonly used to analyze the LLC topology. This method gives a good starting point for any design, but a final design requires an iterative approach combining the FHA results, circuit simulation and hardware testing.

One of the reasons that the LLC topology is so popular is that it can achieve Zero Voltage Switching (ZVS) over a wide range of operating conditions. ZVS is important because it reduces switching losses in the power devices. The schematic for a basic LLC is shown in Figure 26.




Figure 26. Basic LLC Schematic



In this system the input V_{IN} is the output of the PFC stage. V_{IN} is a DC voltage with some AC ripple at twice the line frequency. The two switches Q1 and Q2 are driven in anti-phase to generate a high-frequency square wave input signal V_{SQ} at the input to the resonant network formed by C_R , L_R and L_M . $R_{CS(IIc)}$ is a current sensing resistor. Current flows in $R_{CS(IIc)}$ only during the on time of Q1 in this single ended version of the LLC topology. This has two effects.

- 1. There is a significant voltage ripple on the current sense signal as Q1 and Q2 are switched.
- 2. Fault currents in Q2 are measured indirectly by their effect on currents in Q1.

The modified LLC topology shown in Figure 30 eliminates these disadvantages.

The resistor R_L loads this circuit through the transformer turns ratio and the resonant frequency is therefore a function of load. At no load, R_L is very high and its influence may be neglected and circuit has a resonance at:

$$t_{SB(start)} \approx \frac{c_{VCC} \times \text{VCC}_{SB(start)}}{l_{SUFS}} + 200 \text{ ms}$$
 (3)

At the other extreme, R_L is zero and it effectively shorts the transformer magnetizing inductance L_M . The resonant frequency changes to:

$$f_0 = \frac{1}{2\pi\sqrt{L_R C_R}} \tag{4}$$

This means that as the load changes from no load to short circuit the circuit resonance frequency (f_{C0}) moves between these two values so that:

$$f_p \le f_{c0} \le f_0 \tag{5}$$

Output voltage regulation is achieved by changing the switching frequency of the LLC stage. If V_{IN} increases the LLC stage gain must reduce in order to keep V_{OUT} unchanged. The gain is reduced by increasing the switching frequency as can be seen in Figure 27. If V_{IN} reduces, then the gain must be increased and this is done by reducing the switching frequency. The frequency must remain above the resonant frequency f_{C0} to maintain zero voltage switching and to avoid control law reversal. This is especially important in a short circuit condition where the control loop would try to reduce the switching frequency and where simultaneously f_{C0} has increased to its maximum at f_0 . Short circuit and overload protection are provided in the UCC29950 and are discussed in LLC Stage Over-Current Protection, Current Sense Resistor below.



8.2.2.2 LLC Switching Frequency

Selecting the switching frequency is relatively straightforward. Most EMI standards for conducted emissions have a lower limit at 150 kHz. If the fundamental switching frequency is lower than this then it does not appear in the EMI test scans which makes EMI filtering easier. Otherwise, if it is too low then the magnetic components are larger than necessary. Then the efficiency benefits of ZVS are reduced. A switching frequency of 110 kHz is a good compromise and is the one used in this design.

8.2.2.3 LLC Transformer Turns Ratio

The transformer turns ratio is given by the equation

$$N = \frac{V_{IN}/2}{V_{OUT}} = \frac{385 \, V/2}{24 \, V} = 8.02 \implies 8 \tag{6}$$

 V_{IN} is the voltage on the bulk capacitor. This is regulated at 385 V_{DC} if the resistor values suggested in Table 1 are used for the potential divider at the VBULK pin and ignoring diode forward voltage drops V_{OUT} is 24 V.

8.2.2.4 LLC Stage Equivalent Load Resistance

This is the effective load resistance reflected through the transformer turns ratio. R_F is determined at 110% of full load from:

$$R_E = \frac{8 N^2}{\pi^2} R_L = 8 \times \frac{64}{9.86} \times \frac{24 V}{12.5 A \times 110\%} = 90.6 \Omega$$
 (7)

And $R_E = 99.7 \Omega$ at 100% of full load.



8.2.2.5 LLC Gain Range

These parameters set the gain range required of the LLC stage. We assume a 0.5-V drop in the rectifier diodes.

$$M_{G(min)} = N \frac{V_{OUT(min)}}{V_{IN(max)}/2} = 8 \times \frac{(21.6 V + 0.5 V)}{(400 V)/2} = 0.88$$
(8)

$$M_{G(max)} = 110\% \times N \frac{V_{OUT(max)}}{V_{IN(min)}/2} = 1.10 \times 8 \times \frac{(26.4 V + 0.5 V)}{(370 V)/2} = 1.28$$
 (9)

The 110% factor in Equation 10 adds some overload margin to M_{G(max)}. This keeps the LLC stage operating within the inductive region, above f_{C0}, even in an overload condition.




Figure 27. LLC Stage Gain Curves





8.2.2.6 Select L_N and Q_F

From Figure 28 select suitable L_N and Q_E values to meet the M_{G_MIN} and M_{G_MAX} values from Equation 9 and Equation 10.


L_N is the primary inductance ratio and is given by:


$$L_N = \frac{L_M}{L_R} = 3.5 {(10)}$$

Q_E is the quality factor of the resonant network.

$$Q_E = \frac{\sqrt{L_R/C_R}}{R_E} = 0.45 \tag{11}$$

Set $L_N = 3.5$ and $Q_E = 0.45$ for this application. The graph below shows a maximum gain of 1.50 which is greater than the maximum gain required Equation 10.





Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



8.2.2.7 LLC No-Load Gain

The gain required at no load is:

$$M_{G(\infty)} = \frac{L_N}{L_N + 1} = \frac{3.5}{3.5 + 1} = 0.78$$
(12)

Figure 27 shows that the design can achieve a minimum gain of 0.8 at the maximum frequency of the UCC29950 (350 kHz or 3.2 times the normalized f_0 of 110 kHz). If the gain is too high then the UCC29950 enters a burst mode of operation to keep the output voltage under control.

8.2.2.8 Parameters of the LLC Resonant Circuit

The value of the resonant capacitor is given by the equation:

$$C_R = \frac{1}{2 \pi f_{SW} R_E Q_E} = \frac{1}{2 \pi \times 110 kHz \times 99.7 \Omega \times 0.45} = 32.2 nF \Rightarrow 33 nF$$
(13)

The resonant inductor is given by the equation:

$$L_R = \frac{1}{(2\pi f_{SW})^2 C_R} = \frac{1}{(2\pi 110 \ kHz)^2 \times 33 \ nF} = 63.5 \ \mu H$$
(14)

Rearranging Equation 11 gives a value for L_M, the transformer magnetizing inductance:

$$L_M = L_N L_R = 3.5 \times 63.5 \,\mu\text{H} = 222 \,\mu\text{H} \Rightarrow 220 \,\mu\text{H}$$
 (15)

Copyright © 2014, Texas Instruments Incorporated

Submit Documentation Feedback



8.2.2.9 Verify the LLC Resonant Circuit Design

The series resonant frequency is given by Equation 5.

$$f_0 = \frac{1}{2\pi\sqrt{L_R C_R}} = \frac{1}{2\pi\sqrt{63.5\,\mu\text{H} \times 33\,n\text{F}}} = 110\,k\text{Hz}$$
(16)

The inductance ratio is given by:

$$f_0 = \frac{1}{2\pi\sqrt{L_R C_R}} = \frac{1}{2\pi\sqrt{63.5\,\mu\text{H} \times 33\,n\text{F}}} = 110\,k\text{Hz}$$
(17)

The quality factor at full load is given by:

$$Q_E = \frac{\sqrt{L_R/C_R}}{R_E} = \frac{\sqrt{63.5 \,\mu\text{H}/33 \,n\text{F}}}{99.7 \,\Omega} = 0.44 \tag{18}$$

This differs from the initial value of 0.45 because a rounded value for C_R is used and in the calculation of L_R.

The difference is not significant. The quality factor at 110% full load is given by:

$$Q_E = \frac{\sqrt{L_R/C_R}}{R_E} = \frac{\sqrt{63.5 \,\mu H/33 \,nF}}{90.6 \,\Omega} = 0.48 \tag{19}$$

Figure 27 has been normalized to a series resonant frequency, $f_0 = 110$ kHz.

At the minimum gain condition with minimum output voltage and maximum input voltage ($M_{G(min)}$) the frequency is 1.3 times f_0 or $f_{SW(max)} = 143$ kHz

At the maximum gain condition with maximum output voltage and minimum input voltage ($M_{G(max)}$) the frequency is 0.7 times f_0 or $f_{SW(min)} = 77$ kHz

8.2.2.10 LLC Primary-Side Currents

The primary-side RMS load current is given by:

$$I_{0E} = \frac{\pi}{2\sqrt{2}} \times \frac{1}{N} \times I_0 = \frac{\pi}{2\sqrt{2}} \times \frac{1}{8} \times 110\% \times 12.5 A = 1.91 A$$
 (20)

The RMS magnetizing current at minimum switching frequency is:

$$I_{M} = \frac{2\sqrt{2}}{\pi} \frac{NV_{OUT}}{\omega L_{M}} = \frac{2\sqrt{2}}{\pi} \frac{8 \times 24}{2\pi \times 77 \ kHz \times 220 \ \mu H} = 1.62 \ A$$
(21)

The total current in the resonant circuit is then given by:

$$I_R = I_{WP} = I_{CR} = \sqrt{I_M^2 + I_{OE}^2} = \sqrt{(1.91 \, A)^2 + (1.62 \, A)^2} = 2.5 \, A$$
 (22)

This current also flows in the transformer primary winding (I_{WP}) and the resonant capacitor (I_{CR}).

40 Submit I



8.2.2.11 LLC Secondary-Side Currents

The total secondary-side RMS current is the current referred from the primary side (IOE) to the secondary side.

$$I_{OE(S)} = N I_{OE} = 8 \times 1.91 A = 15.3 A$$
 (23)

The design uses a centre tapped secondary so that this current is shared equally between the two windings. The current in each winding is then:

Product Folder Links: UCC29950

$$I_{WS} = \frac{\sqrt{2} I_{OE(S)}}{2} = \frac{\sqrt{2} \times 15.3 A}{2} = 10.8 A$$
 (24)

And the half-wave average current in the secondary windings is:

$$I_{SAV} = \frac{\sqrt{2} I_{OE(S)}}{\pi} = \frac{\sqrt{2} \times 15.3 A}{\pi} = 6.89 A$$
 (25)

8.2.2.12 LLC Transformer

The transformer can be built or purchased according to these specifications:

- Turns Ratio (N): 8
- Primary Magnetizing Inductance: L_M = 220 μH
- Primary Terminal Voltage: 450 V_{AC}
- Primary Winding Rated Current: I_{WP} = 2.5 A
- Secondary Terminal Voltage: 56 V_{AC}
- Secondary Winding Rated Current: I_{WS} = 10.8 A
- No Load Operating Frequency: f_{SW(max)} = 143 kHz
- Full Load Operating Frequency: f_{SW(min)} = 77 kHz
- Reinforced Insulation Barrier from Primary-to-Secondary to IEC60950

Submit Documentation Feedback



8.2.2.13 LLC Resonant Inductor

The AC voltage across the resonant inductor is given by its impedance times the current:

$$V_{L_R} = \omega L_R I_R = 2\pi \times 77 \text{ kHz} \times 63.5 \text{ } \mu\text{H} \times 2.5 \text{ A} = 76.8 \text{ V} \Rightarrow 100 \text{ V}$$
 (26)

As with the transformer, the resonant inductor can be built or specified according to these specifications:

Inductance: L_R = 63.5 μH
 Rated Current: I_R = 2.5 A

Terminal AC Voltage: V_{LR} = 100 V
 Frequency Range: 77 kHz to 143 kHz.

8.2.2.14 Combining the LLC Resonant Inductor and Transformer

All physical transformers have a certain amount of leakage inductance. This inductance appears in series with the magnetizing inductance. It degrades the performance of most topologies so designers usually try to minimize it. In the LLC topology however, the leakage inductance appears in the same position as the Resonant Inductor L_R in Figure 26. This means that it is possible to design the transformer so that its leakage inductance replaces the separate resonant inductor.

The Advantages:

- Fewer Magnetic Components
- Simpler PCB
- Lower Cost

The disadvantage to the transformer must be designed to have a relatively large and well controlled amount of leakage inductance. The resonant inductance in the design above is about 20% of the total $L_R + L_M$. This is a high ratio and careful control of the winding geometry and layering is needed to keep the leakage inductance within acceptable limits.

The design procedure given above is valid irrespective of whether a design uses a separate resonant inductor and transformer or uses a single high-leakage transformer.

8.2.2.15 LLC Resonant Capacitor

This capacitor carries the full-primary current at a high frequency. A low dissipation factor part is needed to prevent overheating in the part.

The AC voltage across the resonant capacitor is given by its impedance times the current.

$$V_{CR} = \frac{I_{CR}}{\omega C_R} = \frac{2.5 \text{ A}}{2\pi \times 77 \text{ kHz} \times 33 \text{ nF}} = 157 \text{ V}$$
 (27)

$$V_{CR(rms)} = \sqrt{\left(\frac{V_{IN(min)}}{2}\right)^2 + V_{CR}^2} = \sqrt{\left(\frac{400 \, V}{2}\right)^2 + 157 \, V^2} = 254 \, V \tag{28}$$

And the corresponding peak voltage:

$$V_{CR(peak)} = \frac{V_{IN(min)}}{2} + \sqrt{2}V_{CR} = \frac{400 V}{2} + \sqrt{2} \times 157 V = 422 V$$
(29)

The part selected must meet these specifications:

- Rated Current: I_{CR} = 2.5 A
- AC Voltage: V_{CR(peak)} = 422 V



8.2.2.16 LLC Stage with Split Resonant Capacitor

It is possible to split the resonant capacitor in Figure 26 into two separate parts as shown below. The two circuits are topologically equivalent but there are some differences in circuit stresses. The calculation of the resonant circuit components is the same and the values of L_R , L_M and C_R are unchanged. The two resonant capacitors are each half the value of C_R .

The major advantages are:

- The current stresses in the capacitors are halved because the resonant current is shared between the two
 parts.
- The currents during the conduction times of both Q1 and Q2 flow in the current sensing resistor.

The main disadvantage is two parts are needed.




Figure 30. Basic LLC Schematic with Split Resonant Capacitor



8.2.2.17 Design for Zero Voltage Switching (ZVS)

The LLC stage must have enough inductive energy and enough switching time (dead time) to achieve (ZVS). These requirements are described by the two inequalities Equation 30 and Equation 34. These are evaluated at worst case conditions.

The first inequality ensures that there is enough inductive energy in circuit to achieve ZVS.

$$\frac{1}{2} (L_M + L_R) I_{M(peak)}^2 \ge \frac{1}{2} (2C_{EQ}) V_{IN}^2$$
(30)

 C_{EQ} is the effective capacitance at V_{SQ} node. This is mainly due to the C_{OSS} value of the switching MOSFETs with some added parasitic capacitance. Here we estimate C_{OSS} at 2 x 87 pF with an added 26-pF parasitic capacitance. C_{EQ} is therefore estimated to be 200 pF. I_M is lowest at the maximum switching frequency of 350 kHz and Equation 22 gives a value of 0.357 A. I_M is sinusoidal so I_{M(peak)} is simply:

$$I_{M(peak)} = \sqrt{2} I_M = \sqrt{2} \times 0.357 A = 0.5 A$$
 (31)

Numerically:

$$\frac{1}{2} \times (220 \,\mu\text{H} + 63.5 \,\mu\text{H}) \times (0.5 \,A)^2 = 3.5 \times 10^{-5} \,J$$

$$\frac{1}{2} (2 \times 200 \,p\text{F}) \times (400 \,V)^2 = 3.2 \times 10^{-5} \,J$$
(32)

$$\frac{1}{2} (2 \times 200 \, pF) \times (400 \, V)^2 = 3.2 \times 10^{-5} \, J \tag{33}$$

The switching frequency of 350 kHz is seen only at the beginning of the soft-start ramp and at zero or very light loads. At lower operating frequencies there is increased margin between the results in Equation 32 and Equation 33.

The second inequality ensures that the dead time between the turn-off of one MOSFET and the turn-on of the other is sufficient to achieve ZVS. The dead time requirement is described by:

$$T_{DEAD} \ge 16 C_{EQ} f_{SW} L_M \tag{34}$$

The worst case is at minimum switching frequency of 77 kHz.

$$T_{DEAD} = 300 \, ns \tag{35}$$

$$16 \times 200 \, pF \times 77 \, kHz \times 220 \, uH = 54 \, ns \tag{36}$$

Both inequalities, Equation 30 and Equation 34, are satisfied and this indicates that the design achieve ZVS across its operating range. Loss of ZVS results in reduced power conversion efficiency, increased dissipation in the switching MOSFETs and possible component failure due to overheating. It is therefore necessary to confirm that ZVS is maintained across all operating conditions.



8.2.2.18 LLC Primary-Side MOSFETs

V_{IN} appears across the MOSFET which is not conducting. The voltage rating must then be:

$$V_{Q1(peak)} = V_{Q2(peak)} = V_{IN} = 400 V \Rightarrow 500 V$$
 (37)

This is a minimum rating and a 650-V rated part would be a better choice to allow margin for line-surge tests.

In the steady state, each MOSFET carries half of the resonant current. Start-up currents can be significantly higher so we set the RMS current rating to 110 % of the resonant current.

$$I_{Q1(rms)} = I_{Q2(rms)} = 110\% I_R = 1.1 \times 2.5A = 2.75 A$$
 (38)

8.2.2.19 LLC Output Rectifier Diodes

The voltage rating for the output diodes is given by:

$$V_{DB} = \frac{V_{IN(max)}}{N} = \frac{400 \, V}{8} = 50 \, V \implies 62 \, V \tag{39}$$

The current rating for the output diodes is given by:

$$I_{SAV} = \frac{\sqrt{2} I_{OE(S)}}{\pi} = \frac{\sqrt{2} \times 15.3 A}{\pi} = 6.9 A$$
 (40)



8.2.2.20 LLC Stage Output Capacitors

The LLC converter topology does not require an output filter although a small second stage filter inductor may be useful in reducing peak-to-peak output noise.

Assuming that the output capacitors carry the rectifier's full wave output current then the capacitor ripple current rating is:

$$I_{RECT} = I_{SW} = \frac{\pi}{2\sqrt{2}} I_{OUT} = \frac{\pi}{2\sqrt{2}} \times 12.5 A = 13.9 A$$
 (41)

The capacitor's RMS current rating at 110 kHz is:

$$I_{C(out)} = \sqrt{\left(\frac{\pi}{2\sqrt{2}} I_{OUT}\right)^2 - I_{OUT}^2} = \sqrt{\frac{\pi^2}{8} - 1} \times I_{OUT} = 0.483 \times 12.5 A = 6.04 A$$
(42)

Solid Aluminum capacitors with conductive polymer technology have high ripple-current ratings and are a good choice here. The ripple-current rating for a single capacitor may not be sufficient so multiple capacitors are often connected in parallel.

The ripple voltage at the output of the LLC stage is a function of the amount of AC current that flows in the capacitors. To estimate this voltage, we assume that all the current, including the DC current in the load, flows in the filter capacitors.

$$ESR_{MAX} = \frac{V_{\text{OUT}(pk-pk)}}{I_{RECT(pk)}} = \frac{V_{\text{OUT}(pk-pk)}}{2\frac{\pi}{4}I_{OUT}} = \frac{300 \, mV}{2\frac{\pi}{4} \times 12.5 \, A} = 15.3 \, m\Omega$$
(43)

The capacitor specifications are:

- Voltage Rating: 30 V
- Ripple Current Rating: 6.04 A at 110 kHz
- ESR: < 15 mΩ

8.2.2.21 LLC Stage Over-Current Protection, Current Sense Resistor

This resistor shown in Figure 26 and Figure 30 senses the LLC stage input current. This current contains a significant component at the switching frequency in additional to a DC component. Only the DC component is proportional to the load current. This means that the signal should be filtered before it is applied to the LLC_CS pin of the UCC29950. The degree of filtering is a compromise between response time and accuracy. A recommended schematic is shown in Figure 13. An RC filter with a pole at about 1 kHz is used to filter the signal. An additional capacitor, C1, across the current sense resistor provides a higher frequency pole at approximately 10 kHz

The LLC current sensing resistor is given by:

$$R_{CS_LLC} = \frac{V_{CS_LLC(max)}V_{BLK(min)}}{\frac{1}{\eta}P_{OUT}} = \frac{0.3V \times 370 \, V}{110\% \times 300 \, W} = 336 \, m\Omega$$
(44)

Where $V_{BLK(min)}$ is the voltage at the bottom of the line ripple on C_{BLK} .

Assuming there is no ripple current in the current sensing resistor, the full load power dissipated in this resistor is given by:

$$P_{R_{CS_LLC}} = \frac{V_{CS_LLC(max)}^2}{R_{CS_LLC}} = \frac{0.3 V^2}{336 m\Omega} = 267 mW$$
(45)

The resistor should be able to dissipate the power due to an overload which is just lower than the OCP_1 threshold.

$$P_{R_{CS_{LLC}}(max)} = \frac{V_{CS(OCP1)}^2}{R_{CS_LLC}} = \frac{0.4 V^2}{336 m\Omega} = 476 mW$$
(46)

(10)



8.2.2.22 Detailed Design Procedure for the PFC stage

The boost topology operated in Continuous Conduction Mode (CCM) is a popular choice for a Power Factor Correction (PFC) stage because it has lower component stresses than other topologies. This becomes more important at higher power levels.

The schematic for a basic PFC is shown in Figure 31. The basic schematics for the three boost PFC circuits, Discontinuous Conduction Mode (DCM), Transition Mode (TM) and CCM, are the same. The differences relate to whether or not the inductor current is allowed to go to zero for part of the PWM cycle (DCM) and whether the PFC frequency is held constant or used as a control variable (TM)




Figure 31. Basic PFC Schematic



8.2.2.23 PFC Stage Output Current Calculation

The first step is to determine the maximum load current on the PFC stage, allowing for an overload to 110 % of maximum load power.

$$I_{OUT(pfc)} = \frac{110\% P_{OUT}}{V_{BLK(min)}} = \frac{1.1 \times 300 W}{370 V} = 0.9 A$$
(47)

8.2.2.24 Line Current Calculation

Next determine the maximum RMS input-line current, allowing for an overload to 110% of maximum load power.

$$I_{LINE(rms_max)} = \frac{110\% P_{OUT}}{\eta V_{AC(min)}} = \frac{1.1 \times 300 W}{0.9 \times 85 V} = 4.31 A$$
(48)

The peak line current is:

$$I_{LINE(peak_max)} = \sqrt{2} I_{LINE(rms_max)} = \sqrt{2} \times 4.07 A = 6.1 A$$
 (49)

The average line current is given by:

$$I_{LINE(avg_max)} = \frac{2 I_{LINE(peak_max)}}{\pi} = \frac{2 \times 6.1 A}{\pi} = 3.88 A$$
(50)

8.2.2.25 Bridge Rectifier

A typical bridge rectifier has a forward voltage drop V_{F_BR} of 0.95 V. The power loss in the bridge rectifier can be calculated from:

$$P_{BR} = 2 V_{F(br)} I_{LINE(avg_max)} = 2 \times 0.95 V \times 3.88 A = 7.37 W$$
(51)

The bridge rectifier must be rated to carry the full-line current ($I_{LINE(avg_max)}$). The voltage rating of the bridge should be at least 600 V. The bridge rectifier also carries the full inrush current as the bulk capacitor (C_{BLK}) charges when the line is connected. The amplitude and duration of this current is difficult to determine in advance because it depends on many unknown parameters.

Submit Documentation Feedback

Copyright © 2014, Texas Instruments Incorporated



8.2.2.26 PFC Boost Inductor

The boost inductor is usually chosen so that the peak-to-peak amplitude of the switching frequency ripple current, $I_{HFR(pfc)}$, is between 20% and 40% of the average current at peak of line. This design example uses $I_{HFR_PFC} = 30\%$. Numerically this is, (from Equation 49)

$$I_{HFR(pfc)} = 0.30 \ I_{LINE(pea\,k_max)} = 0.30 \times 6.1 \ A = 1.83 \ A$$
 (52)

The minimum boost inductor value is calculated from a worst case duty cycle of 50%.

$$L_{PFC} \ge \frac{V_{BLK} D(1-D)}{f_{PFC} I_{HFR_{PFC}}} = \frac{385 V \times 0.5 \times (1-0.5)}{98 \ kHz \times 1.83 \ A} = 536 \ \mu H \Rightarrow 550 \ \mu H$$
 (53)

The boost inductor must be able to support a maximum current of:

$$I_{L(peak)} = I_{LINE(peak_max)} + \frac{I_{HFR(pfc)}}{2} = 6.1 A + \frac{1.83 A}{2} = 7.0A$$
 (54)

The boost inductor specifications are:

- L_{PFC} = 550 µH
- Current = 7 A

8.2.2.27 PFC Input Capacitor

The purpose of the input capacitor is to provide a local, low-impedance source for the high-frequency ripple currents which flow in the PFC inductor. The allowed voltage ripple on C_{IN} is ΔV_{IN} .

Product Folder Links: UCC29950

$$\Delta V_{IN} = 5\% \sqrt{2} V_{AC(min)} = 5\% \times \sqrt{2} \times 85 V = 6.0 V$$
(55)

 $C_{IN} = \frac{I_{HFR(pfc)}}{8 f_{PFC} \Delta V_{IN}} = \frac{1.83 A}{8 \times 98 kHz \times 6.0 V} = 390 nF \Rightarrow 470 nF$ (56)

An X2 film capacitor is normally chosen for this application.



8.2.2.28 PFC Stage MOSFET

The main specifications for the PFC stage MOSFET are:

- B_{VDSS}, Drain Source Breakdown Voltage, ≥ 650 V
- R_{DS(on)}, On State Drain Source Resistance, 460 mΩ (125 °C)
- C_{OSS}, Output Capacitance, 87 pF
- t_r, device rise time, 30 ns
- t_f device fall time, 34 ns

The losses in the device are calculated below. These calculations are approximations because the losses are dependent on parameters which are not well controlled. For example the R_{DS(on)} of a MOSFET can vary by a factor of 2 from 25°C to 125°C. Therefore several iterations may be needed to choose an optimum device for an application different to the one discussed.

The conduction losses are estimated by:

$$P_{Q1(cond)} = \left(\frac{P_{OUT(max)}}{\sqrt{2}V_{AC(min)}}\right)^2 \sqrt{2 - \frac{16\sqrt{2}V_{AC(min)}}{3\pi V_{BLK}}})^2 R_{DS(on)}$$
(57)

Numerically:

$$P_{Q1(cond)} = \left(\frac{300 W}{\sqrt{2} \times 85 V} \sqrt{2 - \frac{16\sqrt{2} \times 85 V}{3\pi \times 385 V}}\right)^2 \times 0.46 \Omega = 4.21 W$$
(58)

The switching losses in the MOSFET are estimated by:

$$P_{Q1(sw)} = \frac{1}{2} f_{PFC} (V_{BLK} I_{LINE(rms_max)} (t_r + t_f) + C_{OSS} V_{BLK}^2)$$
(59)

Numerically:

$$P_{Q1(sw)} = \frac{1}{2} \times 98 \ kHz \times (385 \ V \times 4.31 \ A \times (30 \ ns + 34 \ ns) + 87 \ pF \times 385 \ V^2) = 5.84 \ W$$
 (60)

$$P_{Q1} = P_{Q1(cond)} + P_{Q1(sw)} = 4.21 W + 5.84 W = 10.05 W$$
(61)

8.2.2.29 PFC Boost Diode

Reverse recovery losses can be significant in a CCM boost converter so a silicon carbide diode is chosen here because it has no reverse recovery charge, Q_{RR} , and therefore zero reverse recovery losses. The disadvantage is that the cost is higher than that of Silicon ultra fast diodes. The losses are estimated as follows:

$$P_{D1} = V_f I_{OUT} = 1.5 V \times 0.9 A = 1.35 W$$
(62)

50



8.2.2.30 Bulk Capacitor

The required hold-up time and the voltage to which V_{BLK} is allowed to fall during that time determine the value of bulk capacitor. The UCC29950 continues to run the LLC stage until the voltage at the VBULK pin has fallen below $V_{BULK(IIc_stop)}$ (0.49 V). This corresponds to a V_{BLK} of 200 V if the specified values for R_{BOT} and R_{TOP} are used. From Equation 63 it can be see that the LLC stage will not have enough gain to maintain V_{OUT} with such a low input voltage. The minimum voltage at which the LLC stage regulates is determined from Equation 63 which is a rearrangement of Equation 10. $M_{G(max)}$ is found from Figure 28 which gives a maximum gain of the LLC stage of 1.50.

$$V_{IN(in)} = N \frac{2 V_{OUT}}{M_{G(max)}} = 8 \times \frac{2 \times 24 V}{1.50} = 256 V \Rightarrow 300 V$$
 (63)

To provide margin we assume that the LLC stage regulates down to 300 V. The value of the capacitor is then given by:

$$C_{BLK} \ge \frac{2 P_{OUT} t_H}{V_{BLK(min)}^2 - V_{BLK_{HU}}^2} = \frac{2 \times 300 W \times 20 ms}{370^2 - 300^2} = 254 \,\mu\text{F} \Rightarrow 270 \,\mu\text{F}$$
(64)

The closest standard value is 270 µF is chosen.

The peak-to-peak ripple voltage at twice line frequency on C_{BLK} is calculated as follows:

$$V_{BLK(ripple)} = \frac{I_{OUT(pfc)}}{\pi 2 f_{LINE(min)} C_{BLK}} = \frac{0.9 A}{\pi \times 2 \times 47 Hz \times 270 \mu F} = 11.3 V$$
(65)

The result of this calculation, 11.3 V, is significantly better than the specification, 30 V. This is because the size of the bulk capacitor is determined by the hold-up time rather than by the peak-to-peak line ripple specification.

The ripple current flowing in the bulk capacitor depends on the duty cycle which varies over the line cycle and also as a function of the RMS value of the line voltage. This makes a precise calculation difficult however Equation 66 gives a good approximation.

$$I_{C_{BLK}(r)} = I_{OUT(pfc)} \sqrt{\frac{D}{1 - D}} \approx 0.9 A \times \sqrt{\frac{0.5}{1 - 0.5}} \approx 0.9 A$$
 (66)

8.2.2.31 PFC Stage Current Sense Resistor

The current sense resistor is selected so that:

$$R_{CS(pfc)} = V_{PFCCS (cav_max)} V_{AC(min)} \frac{\eta}{\sqrt{2} 110\% P_{OUT}}$$
(67)


Numerically this is:

$$R_{CS(pfc)} = 225 \text{ mV} \times 85 \text{ V} \frac{90\%}{\sqrt{2} 110\% 300W} = 37 \text{ } m\Omega$$
 (68)

Copyright © 2014, Texas Instruments Incorporated



8.2.3 Application Curves



8.3 Do's and Don'ts

Don't probe the SUFG pin unless absolutely necessary. A normal X10 Oscilloscope probe can significantly load the very high output impedance of this pin .

Texas Instruments recommends the use of an external gate driver device for the LLC stage MOSFETs. The UCC29950 may be used with a gate-drive transformer if required. The LLC stage gate-drive transformer (if used) should have very low input to output capacitance to minimize common mode currents which could otherwise affect UCC29950 behavior.

Pay careful attention to grounding and to the routing of the sensing signals at PFC_CS, LLC_CS, VBULK, AC1 and AC2 pins.

The UCC29950 uses low value PFC current sense resistors, 38 m Ω in the example above. Careful attention to layout is needed to avoid significant errors in the PFC current and power limit points. Use Kelvin connections to the resistors.

9 Power Supply Recommendations

The UCC29950 should be operated from a VCC rail which is within the limits given in the VCC Bias Supply section of the Electrical Characteristics table. To avoid the possibility that the device might stop switching, VCC must not be allowed to fall into the UVLO range. In order to minimize power dissipation in the device, VCC should not be unnecessarily high. Keeping VCC at 12 V is a good compromise between these competing constraints. The gate drive outputs from the UCC29950 delivers large current pulses into their load. This indicates the need for a low ESR decoupling capacitor to be connected as directly as possible between the VCC and PGND terminals. Ceramic capacitors with a stable dielectric characteristic over temperature, such as X7R, are recommended. Avoid capacitors which have a large drop in capacitance with applied DC voltage bias and use a part that has a low voltage co-efficient of capacitance. The recommended decoupling capacitance is 10 μ F, X7R, with at least a 25-V rating.

Operation in Self Bias Mode requires an additional, larger, energy storage capacitor. The value required depends on the details of the application but typically this part is between 100 μ F and 300 μ F. This energy storage capacitor does not require low ESR and it does not need to be placed close to the UCC29950. A 25-V rated aluminum electrolytic capacitor is a good choice.

2 Submit Documentation Feedback



10 Layout

10.1 Layout Guidelines

In order to increase the reliability and robustness of the design, it is recommended that the following layout quidelines be met.

10.1.1 GND Pin

- This pin is the power ground connection and should be used as the return connection for the driver pins PFC_GD, GD1 and GD2.
- GND and AGND must be connected at a star point close to the pins on the controller
- If possible use a ground plane to minimize noise pickup.

10.1.2 GD1, GD2 Pins

The GD1 and GD2 gate drive pins can be used to drive the inputs of a high voltage gate driver or to directly
drive the primary winding of a gate-drive transformer. The tracks connected to these pins carry high dv/dt
signals. Minimize noise pickup by routing them as far away as possible from tracks connected to the device
inputs, AC1, AC2, VBULK, FB, PFC_CS and LLC_CS.

10.1.3 VCC Pin

• The VCC pin must be decoupled to GND and AGND by two 10-µF 1206 ceramic capacitors placed close to the pins. In addition it is recommended that an additional 0.1-µF ceramic capacitor 0603 be placed in parallel between the VCC and AGND pin.

10.1.4 SUFG Pin

 The SUFG is a high-impedance pin and can only be connected to the gate of the external depletion mode MOSFET when the external high-voltage start-up feature is required. If the application does not require the external high-voltage start-up circuit then the SUFG pin should be left open circuit.

10.1.5 SUFS Pin

 The SUFS connects to the source of an external depletion mode MOSFET, if this feature in not required, SUFS should be connected to the VCC rail.

10.1.6 AGND Pin

As with all PWM controllers, the effectiveness of the filter capacitors on the signal pins depends upon the
integrity of the ground return. Place all decoupling and filter capacitors as close as possible to the device pins
with short traces. The AGND pin is used as the return connection for the low-power signaling and sensitive
signal traces, AC1, AC2, VBULK, FB, MD_SEL/PS_ON and AC DET. It is also used as local decoupling
return for PFC_CS and LLC_CS. It is connected to the GND pin at a star point close to the device.

10.1.7 MD SEL/PS ON Pin

This pin is not especially sensitive but minimize coupling to tracks carrying high dv/dt signals.

10.1.8 VBULK Pin

• The VBULK sense chain is connected to the high-voltage rail on the PFC stage. Typically the top resistive element of the sense chain is split into two or three separate resistors to reduce the voltage stress on each device and permit the use of standard low-cost resistors, such as 1206 sized SMT devices, in the sense chain. Sufficient PCB spacing must be given between the high-voltage connections to the low voltage and GND nets. The VBULK is a high-impedance connection and should be shielded by a ground plane from any high-voltage switching nets. The copper area connecting the VBULK pin to the lower resistor/filter capacitor and the last resistor in the high-side divider chain should be kept to a minimum to reduce parasitic capacitance to any nearby switching nets. The bottom resistor in the divider network and filter capacitor must be placed close to the VBULK pin.



Layout Guidelines (continued)

10.1.9 AC1, AC2 Pins

• The AC1 and AC2 are connected to the AC input lines by resistive divider chains. These divider chains are normally formed using several discrete resistors in series. The AC1 and AC2 are high-impedance pins and care must be taken to route the resistor divider components away from high voltage switching nets. Ideally the connections should be shielded by ground planes. Sufficient PCB spacing must be given between the high-voltage connections and any low-voltage nets. A filter capacitor, 470 pF, must be placed in close proximity to the pins on the controller to decouple any high-frequency noise picked up on the AC1 and AC2 sense-chain connections.

10.1.10 LLC CS

 The LLC CS pin should be decoupled by an external RC filter placed close to the pin. Suitable values are a 2.2-kΩ resistor and 0.1-μF ceramic capacitor.

10.1.11 FB

The FB signal is a low-power, high-impedance signal from the LLC regulation circuit. The PCB tracks from the
opto-coupler should be tracked to minimize the loop area by running the Vì feed track and FB signal from the
opto-coupler in parallel. It is also recommended to provide screening for these traces with ground plane(s).

10.1.12 PFC CS

- The PFC_CS requires an external resistor, recommended value of 1 kΩ, between the current sensing resistor and the PFC_CS pin to avoid overstressing the device during inrush. A small filter capacitor (1 nF) may be useful to further reduce the noise level at this pin. These components should be placed close to PFC_CS pin.
- The PFC_CS resistor is a low resistance part. Be careful that the connections to this resistor connect directly
 to the part terminals to avoid adding extra parasitic resistance. Be especially careful of the connection to the
 ground side of this resistor.

10.1.13 AC_DET

 The AC_DET is a signal output. This is a low-voltage signal trace and must be kept clear of any high-voltage switching nodes.

10.1.14 PFC GD

The track connected to the PFC_GD pin carries high dv/dt signal. Minimize noise pickup by routing the trace
to this pin as far away as possible from tracks connected to the device inputs – AC1, AC2, VBULK, FB,
PFC_CS and LLC_CS



10.2 Layout Example




Figure 34.

11 Device and Documentation Support

11.1 Trademarks

11.2 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.3 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Dua -l. . - 4 -

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		