




D3,D4 around are composed without via


L46,L51,L48,L50 are located TOP_side_PCB



D3,D4 close to D8, C679



POE NET



WAN PORT

DC_POE			
Size	Document Number	KT_MIDDLE	Rev 1
Date	Wednesday, June 12, 2013	Sheet	12 of 13