12C Slave Address selection

Table 5. ADDR Pin Connection and Corresponding Slave Address

ADDR PIN	SLAVE ADDRESS		
Ground	1001000		
VDD	1001001		
SDA	1001010		
SCL	1001011		

Configuration Register Setting

Table 9. Config Register (Read/Write)

rable of coming register (redar vinte)								
BIT	15	14	13	12	11	10	9	8
NAME	os	MUX2	MUX1	MUX0	PGA2	PGA1	PGA0	MODE
Setting	1	(See Table 1)	0	0	1	1
BIT	7	6	5	4	3	2	1	0
NAME	DR2	DR1	DR0	COMP_MODE	COMP_POL	COMP_LAT	COMP_QUE1	COMP_QUE0
Setting	1	0	0	0	0	0	1	1

Table 1.

MUX2,1,0	Input
100	AINP = AINO and AINN = GND
101	AINP = AIN1 and AINN = GND
110	AINP = AIN2 and AINN = GND

Bit [15] OS: Operational status/single-shot conversion start

This bit determines the operational status of the device. This bit can only be written when in power-down mode.

For a write status: 0 : No effect

1 : Begin a single conversion (when in power-down mode)

For a read status:

0 : Device is currently performing a conversion

1 : Device is not currently performing a conversion

Bits [14:12] MUX[2:0]: Input multiplexer configuration

These bits configure the input multiplexer.

000 : AIN_P = AIN0 and AIN_N = AIN1 (default) 001 : $AIN_P = AIN0$ and $AIN_N = AIN3$ 010 : $AIN_P = AIN1$ and $AIN_N = AIN3$ 011: AINP = AIN2 and AINN = AIN3

100 : AIN_P = AIN0 and AIN_N = GND 101 : $AIN_P = AIN1$ and $AIN_N = GND$ 110 : AIN_P = AIN2 and AIN_N = GND 111 : AIN_P = AIN3 and AIN_N = GND

Bits [11:9] PGA[2:0]: Programmable gain amplifier configuration

These bits configure the programmable gain amplifier.

000 · FS = +6 144V(1) 100 : FS = ±0.512V 101 : FS = ±0.256V $001 : FS = \pm 4.096V^{(1)}$ 110 : FS = ±0.256V 111 : FS = ±0.256V 010 : FS = ±2.048V (default) 011 : FS = ±1.024V

Bit [8] MODE: Device operating mode

This bit controls the current operational mode of the ADS1115-Q1.

0 : Continuous conversion mode

1 : Power-down single-shot mode (default)

Bits [7:5] DR[2:0]: Data rate

Bit [2]

These bits control the data rate setting.

 000 : 8SPS
 100 : 128SPS (default)

 001 : 16SPS
 101 : 250SPS

 010 : 32SPS
 110 : 475SPS

 011 : 64SPS
 111 : 860SPS

Bit [4] COMP_MODE: Comparator mode

This bit controls the comparator mode of operation. It changes whether the comparator is implemented as a traditional comparator (COMP_MODE = '0') or as a window comparator (COMP_MODE = '1').

0 : Traditional comparator with hysteresis (default)

1 : Window comparator

Bit [3] COMP_POL: Comparator polarity

This bit controls the polarity of the ALERT/RDY pin. When COMP_POL = '0' the comparator output is active low. When COMP_POL = '1' the ALERT/RDY pin is active high.

0 : Active low (default)

1 : Active high

COMP_LAT: Latching comparator

This bit controls whether the ALERT/RDY pin latches once asserted or clears once conversions are within the margin of the upper and lower threshold values. When COMP_LAT = '0', the ALERT/RDY pin does not latch when asserted. When COMP_LAT = '1', the asserted ALERT/RDY pin remains latched until conversion data are read by the master or an appropriate SMBus alert response is sent by the master, the device responds with its address, and it is the lowest address currently asserting the ALERT/RDY bus line.

0 : Non-latching comparator (default)

1 : Latching comparator

Bits [1:0] COMP_QUE: Comparator queue and disable

These bits perform two functions. When set to '11', they disable the comparator function and put the ALERT/RDY pin into a high state. When set to any other value, they control the number of successive conversions exceeding the upper or lower thresholds required before asserting the ALERT/RDY pin.

00 : Assert after one conversion

01: Assert after two conversions

10 : Assert after four conversions

11 : Disable comparator (default)