

C64x+ Code savings

- SPLOOP Buffer
- Compact instructions
- C64x/C64x+ specifics



TEXAS INSTRUMENT TECHNOLOGY

SPLOOP - Overview



How It Works:

- 1) Loop pipeline copied to buffer in CPU core
- 2) SPLOOP Instruction provided with loop count and variables
- 3) Loop pipeline is executed out of SPLOOP buffer

Fewer Accesses to Memory

- Saves Power
- Improves Performance

Reduces Code Size

- Up to 30% for loop based kernels
- More memory available for data

SPLOOP is fully Interruptible

- Improves performance
- also valid for multiple-assignment



SPLOOP – Terminology

A stage boundary is reached every ii cycles. The following terminology is used to describe specific stage boundaries.

First loading stage boundary: The first stage boundary after the **SPLOOP(D/W)** instruction.

Last loading stage boundary: The first stage boundary that occurs in parallel with or after the SPKERNEL instruction.

First kernel stage boundary: The same as the last loading stage boundary.

Last kernel stage boundary: The last stage boundary before the loop is only executing epilog instructions.



SPLOOP – Basic Example

```
for (i=0; i<val; i++) {
    dest[i]=source[i];
    }</pre>
```

	MVC	8,ILC	;Do 8 loops
	NOP	3	;4 cycle for ILC to load
	SPLOOP	1	;Iteration interval is 1
	LDW	*A1++,A2	;Load source
	NOP 4		;Wait for source to load
	MV .L1X	A2,B2	;Position data for write
	SPKERNEL	3,0	;End loop and store value
	STW	B2,*B0++	

C-Code Copy Loop

SPLOOP implementation of Copy Loop



- Instructions loaded into loop buffer after SPLOOP command is encountered
- SPKERNEL indicates that the loop is finished loading
- Loop pipeline is executed out of SPLOOP buffer



SPLOOP – Example Vector Sum

$\left(\right)$	DS	P
TEXA T	AS INSTRUM	IENTS Sy

C64x						•	C64x+					
_vecsum_c64:									~ ^ ^	T () 0 0		
	MVKL	.S2	cData,	B_cData	; output pointer			MVK	.52	nData/8-2,	B_count	;LOOP counter
	MVKL	.S2	bData,	B_bData	;bData pointer		SDT.O	ר חסר				
	MVKH	.S2	cData,	B_cData	;			MVC	.s2	B_count, IL	2	
	MVKL	.S1	aData,	A_aData	;aData pointer			ADDAB	.D1	DP, aData,	A_aData	
								ADDAB	.D2	DP, DData,	B_DData	
	В	.S2	loop_vs		;prolog start			T.DDW	ר2יד2	*B bData++	B d32:B d10	:load b i+0-3
	MVK	.S1	nData,	A_count	;LOOP counter			LDDW	.D1T1	*A_aData++,	A_d32:A_d10	;load a i+0-3
	SHRU	.Sl	A_count,	3, A_count	;set up loop count			LDDW	.D2T2	*B_bData++,	B_d76:B_d54	;load b i+4-7
	MVK	.L2	1,	B_pr ;	prolog count enable			LDDW	.DITI	*A_aData++,	A_d76:A_d54	;load a 1+4-7
	MVKH	.S2	bData,	B_bData			SDMD	SK				Stage boundary
							^	ADDAB	.D2	DP, cData,	B_cData	Stage boundary
	ADD	.D1X	B_cData,	8, A_cDat	a ;create off pointer		^	ADDAB	.D1	DP, cData+8	, A_cData	
	SUB	.Ll	A_count,	1, A_count	t ;initialize loop				0			
count								NOP	2			
	SHL	.S2	B_pr,	30, B_pr	;set up prolog			2חת∡	T.1 X	A 432	B d32 A g32	: gum i+2 gum i+3
counter	MT 712 T T	01	aData	A aData				ADDZ	• • • • •	A_032,	D_032, A_332	, Sum 112, Sum 115
 * * * * * * *	******	.∂⊥ ******	aDala, ********* DT	A_ADALA DE LOOD KERNEL				ADD2	.s2x	A_d54,	B_d54, B_s54	;sum i+5, sum i+4
loop wa:			11	TE HOOT RERREE				ADD2	.L1X	A_d10,	B_d10, A_s10	;sum i+1,sum i+0
1005_42.	BDEC	.51	loop vs.	A count	ibranch					- 154	- 194 - 94	
	LDDW	.D2T2	*B_bData++,	B_d32:B_d10	;load b i+0-3			ADD2	.L2X	B_d76,	A_d76, B_s76	;sum 1+6, sum 1+7
İİ	LDDW	.D1T1	*A_aData++,	A_d32:A_d10	;load a i+0-3		CDKEI	RNFT. 2	0			
	ADD2	.S2X	A_d54,	B_d54, B_s54	;sum i+5, sum i+4			STDW	.D1T2	B_s76:B_s54,	*A_cData++[2]	;store sums i+4-7
	ADD2	.L1X	A_d10,	B_d10, A_s10	;sum i+1, sum i+0			STDW	.D2T1 /	A_s32:A_s10, *B	_cData++[2] ;store	e sums i+0-3
	LDDW	.D2T2	*B_bData++,	B_d76:B_d54	;load b i+4-7		040/ 4					
	LDDW	.D1T1	*A_aData++,	A_d76:A_d54	;load a i+4-7	•	24% î	ewer ir	ISTruct	ions		
	ADD2	.L2X	B_d76,	A_d76, B_s76	;sum i+6, sum i+7		-	Eliminatio	n of instri	uctions priming th	he loop that get re-e	embedded in kernel
	1000	T 1 W	100	D 120 J - 20			Codo		iontial	for one iter	otion of loop	
		.LIX	A_032, P. pr	B_Q32, A_S32	, sum 1+2, sum 1+3	•	Coue	is sequ	iennal	ior one lier	anon or loop	
 [R r	rlstdw	.54 .D1T2	в s76:в s54	.*A cData++[2]	store sums i+4-7	•	The lo	op ker	nel is	automatical	ly piped up v	vith all instructions
[!B r	r]STDW	.D2T1	A s32:A s10	,*B cData++[2]	store sums i+0-3		that ha	ave be	en exe	ecuted since	e the SPLOC	P instruction
11												



SPLOOP Hardware Support

The basic hardware support for the SPLOOP operation is:

- Loop buffer
- Loop buffer count register (LBC)
- Inner loop count register (ILC)
- Reload inner loop count register (RILC)
- Task state register (TSR)
- Interrupt task state register (ITSR)

Instructions



SPLOOP, SPLOOPD and SPLOOPW – invoke the loop buffer mechanism • each clear the loop buffer count register (LBC), load the iteration interval (ii) and start the LBC counting.

• must be the first instruction of the execute packet

SPKERNEL and SPKERNELR – mark the end of the software pipelined loop

SPMASK and SPMASKR – prevent instruction from being loaded into the loop buffer or block execution of instructions already in the loop buffer

NOTE: SP instructions don't consume execution units.



SPLOOP – Piping the loop buffer

SPLOOP 3





SPLOOPD – Differences

The unconditional SPLOOPD is used when the loop is known to execute for a minimum number of loop iterations. The required minimum of number of iterations is a function of the II as shown below:

Π	Minimum Number of Loop Iterations
1	4
2	2
3	2
>=4	1

When using SPLOOPD the ILC register must be loaded with a value that is biased to compensate for the required minimum number of loop iterations.

Differences SPLOOP vs. SPLOOPD:

- Initial termination condition test is always false;
- ILC decrement is disabled for the first 3 cycles
- The loop must execute at least 1 iteration.
- Stage boundary termination condition is forced to false
- Loop cannot be interrupted for the first 3 cycles of the loop.



SPLOOPD

SPLOOPD 3





SPLOOPW – Differences

The **SPLOOPW** instruction is used to initiate a loop buffer operation when the total number of loops required in not known in advance. E.g. while loops.

Differences SPLOOP vs. SPLOOPW:

- This instruction executes unconditionally and cannot be predicated
- The SPLOOPW instruction invokes the loop buffer mechanism. The testing of the termination
 condition is delayed for four cycles.
- The **SPLOOPW** instruction cannot be used in a nested SPLOOP operation.
- When the **SPLOOPW** instruction is used to initiate a loop buffer operation, the epilog is skipped when the loop terminates.



SPLOOPW – Piping the loop buffer



Nested Loop



When the **SPLOOP** instruction is predicated, it indicates that the loop is a nested loop using the SPLOOP reload capability.

The SPMASKR /SPKERNELR instruction controls the reload point for nested loops.

The contents of the reload inner loop count register (RILC) is copied to ILC when either a SPKERNELR or a SPMASKR instruction is executed with the predication condition true.

The branch is used in a nested loop to place the PC back at the address of the execute packet after the SPKERNEL instruction.



Nested Loop



SPMASK













Interrupts



If an interrupt occurs while a software pipeline is executing out of the loop buffer, the loop will pipe down by executing an epilog and then service the interrupt. The interrupt return address stored in the IRP or NRP is the address of the execute packet containing the SPLOOP instruction.

The TSR (Task State Register) is copied into the ITSR (for interrupts) or NTSR (for NMI or exeptions) with the SPLX bit set to 1. On return from the interrupt with the ITSR or NTSR copied back into the TSR with the SPLX bit set to 1, execution is resumed at the address of the SPLOOP(D) instruction, and the loop is piped back up by executing a prolog.

ILC and RILC need to be saved/restored by Interrupt Service Routine

Breakpoints



The SPLOOP mechanism supports the placement of breakpoints, either hardware or software, at any execute packet within the SPLOOP/SPKERNEL body.

In case a HW Breakpoint with a count value greater than 1 is placed no other breakpoints may be set in the SPLOOP.



Loop Buffer

The loop buffer is used to store the instructions that comprise the loop and information describing the sequence that the instructions were added to the buffer and the state (active or inactive) of each instruction. The loop buffer has enough storage for up to 14 execute packets.

Maximum loop body is 48 cycles.

Loop Buffer Count Register (LBC)

A loop buffer count register (LBC) is maintained as an index into the loop buffer. It is cleared to 0 when an **SPLOOP**, **SPLOOPD** or **SPLOOPW** instruction is encountered and is incremented by 1 at the end of each cycle. When LBC becomes equal to the iteration interval (II) specified by the **SPLOOP**, **SPLOOPD** or **SPLOOPW** instruction, then a stage boundary has been reached and LBC is reset to 0 and the inner loop count register (ILC) is decremented. There are two LBCs to support overlapped nested loops. LBC is not a user-visible register.



Inner Loop Count Register (ILC)

The inner loop count register (ILC) is used as a down counter to determine when the SPLOOP is complete when the SPLOOP is initiated by either a **SPLOOP** or **SPLOOPD** instruction. When the loop is initiated using a **SPLOOPW** instruction, the ILC is not used to determine when the SPLOOP is complete. It is decremented once each time a stage boundary is encountered; that is, whenever the loop buffer count register (LBC) becomes equal to the iteration interval (ii).

There is a 4 cycle latency between when ILC is loaded and when its contents are available for use. When used with the **SPLOOP** instruction, it should be loaded 4 cycles before the **SPLOOP** instruction is encountered.

NOTE: ILC must be loaded explicitly using the **MVC** instruction.



Reload Inner Loop Count Register (RILC)

The reload inner loop count register (RILC) is used for resetting the inner loop count register (ILC) for the next invocation of a nested inner loop. There is a 4 cycle latency between when RILC is loaded with the **MVC** instructions and when the value loaded to RILC is available for use. RILC must be loaded explicitly using the **MVC** instruction.

Task State Register (TSR) and Interrupt Task State Register (ITSR)

The SPLX bit in the task state register (TSR) indicates whether an SPLOOP is currently executing or not executing.

When an interrupt occurs, the contents of TSR (including the SPLX bit) is copied to the interrupt task state register (ITSR).



SPLOOP Reload Inner Loop Count Register (RILC) Predicated SPLOOP or SPLOOPD instructions used in conjunction with a SPMASKR or SPKERNELR instruction use the SPLOOP reload inner loop count register (RILC), as the iteration count value to be written to the SPLOOP inner loop count register (ILC) in the cycle before the reload operation begins.



SPLOOP – Lab exercises

- 1. SPLOOP Debugging exercise: Single Step
- 2. SPLOOP Building the Piped Loop Kernel from SPLOOP asm code. (Reverse engineering, refresh c64x instruction pipelining)
- 3. SPLOOP Code Optimization exercise: How to write SPLOOP optimized code (tbd)
 - Analyze compiler feedback
 - Too long loops -> break loop apart.
 - Too complex -> Simplify loop



NOTE:

Single stepping into SPLOOP can only be done in non-real-time interrupt mode. If in real-time interrupt mode, a single step of the SPLOOP instruction will step over the entire SPLOOP operation.





SPLOOP 2

L2: ; PIPED LOOP KERNEL

- ADD .D1 1,A2,A3
- || MPYLI .M2X B2,A6,B5:B4
- ADD .L2 2,B2,B2
 - ADD .L1 2,A2,A2
- ∥ MPYLI .M1 A3,A6,A5:A4
 - NOP
 2

 ADD
 .L2
 B4,B4,B7

 ADD
 .S1
 A4,A4,A3

 AND
 .L1X
 A6,B7,A0
 - AND .S1 A6,A3,A1

SPKERNEL STDW .D1T1 A1:A0,*A7++





Unit \cycle	0	2	4	6	8
.L1		ADD	ADD	ADD	ADD
.L2		ADD	ADD	ADD	ADD
.S1				ADD	ADD
.S2					
.M1		MPYLI	MPYLI	MPYLI	MPYLI
.M2					
.D1					STDW
.D2					

Unit\cycle	1	3	5	7	9
. L1				AND	AND
.L2			ADD	ADD	ADD
.S1				AND	AND
.S2					
.M1					
.M2	MPYLI	MPYLI	MPYLI	MPYLI	MPYLI
.D1	ADD	ADD	ADD	ADD	ADD
.D2					

TI Training Material



Unit \cycle	8	10	12	14	16
.L1	ADD	ADD			
.L2	ADD	ADD			
.S1	ADD	ADD	ADD	ADD	
.S2					
.M1	MPYLI	MPYLI			
.M2					
.D1	STDW	STDW	STDW	STDW	STDW
.D2					

Unit \cycle	9	11	13	15	17
.L1	AND	AND	AND	AND	
.L2	ADD	ADD	ADD		
.S1	AND	AND	AND	AND	
.S2					
.M1					
.M2	MPYLI				
.D1	ADD				
.D2					

Epilog & Kernel (in blue)

TI Training Material