


**TABLE OF CONTENTS**

PAGE	DESCRIPTION
1	TITLE PAGE
2	BASEBOARD CONNECTORS
3	OMAP MEMORY IF
4	DDR
5	OMAP PERIPHERAL IF
6	ETHERNET PHY
7	PMIC
8	OMAP POWER
9	ECO LIST

**SYSTEM BLOCK DIAGRAM**



**IMPORTANT NOTES ABOUT THIS SCHEMATIC**

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

1) DESIGN NOTES in grey are information notes.

DESIGN NOTE: Example text for the design note to show the note inside the colored box.

2) DESIGN NOTES in red are critical, and must be understood and followed.




**I2C ADDRESSING**

FUNCTION	DEVICE	ADDRESS	I2C BUS
PMIC	TPS65070	100 1000	PROC I2C0
5V IN	INA219	100 0000	PMDC I2C
PMIC 3.3V SW	INA219	100 0001	PMDC I2C
PMIC 1.8V/3.3V SW	INA219	100 0010	PMDC I2C
PMIC 1.2V SW	INA219	100 0011	PMDC I2C
PMIC 1.2V LDO	INA219	100 0100	PMDC I2C
PMIC 1.8V LDO	INA219	100 0101	PMDC I2C
RTC 1.2V LDO	INA219	100 0110	PMDC I2C


**IMPORTANT NOTICE:**


IMPORTANT NOTICE:  
 1. THIS DOCUMENT MAY NOT REFLECT THE MOST RECENT CHANGES IN BOARD DEVELOPMENT AND DEBUG. ANY DEVELOPER INTENDING TO USE THIS SCHEMATIC AS A REFERENCE SHOULD VISIT THE LOGIC WEBSITE (WWW.LOGICPD.COM) OR CONTACT THEIR REGIONAL SALES OFFICE, OR PROGRAM MANAGER FOR SCHEMATIC UPDATES, DESIGN RECOMMENDATIONS, AND PCB LAYOUT GUIDELINES. LOGIC ALSO RECOMMENDS A DESIGN REVIEW OF BOTH THE SCHEMATIC DIAGRAM AND PCB LAYOUT BEFORE CONSIDERING PRODUCTION.  
 2. LOGIC RESERVES THE RIGHT TO CHANGE DESIGNS OR SPECIFICATIONS WITHOUT NOTICE. CUSTOMERS ARE ADVISED TO OBTAIN THE LATEST VERSIONS OF PRODUCT SPECIFICATIONS, WHICH SHOULD BE CONSIDERED IN EVALUATING A PRODUCT'S APPROPRIATENESS FOR A PARTICULAR USE.  
 3. LOGIC MAKES NO WARRANTIES, EXPRESSED OR IMPLIED, FOR MERCHANTABILITY OR FITNESS FOR A PARTICULAR APPLICATION. IN NO EVENT SHALL LOGIC BE LIABLE FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES AS A RESULT OF THE PERFORMANCE, OR FAILURE TO PERFORM, OF ANY LOGIC PRODUCT OR DOCUMENTATION.  
 4. © 2010 LOGIC PRODUCT DEVELOPMENT COMPANY. ALL RIGHTS RESERVED. LOGIC, THE LOGIC LOGO, COMBINATIONS THEREOF, ARE TRADEMARKS OF LOGIC PRODUCT DEVELOPMENT COMPANY. OTHER NAMES USED IN THIS PUBLICATION ARE FOR IDENTIFICATION PURPOSES ONLY AND MAY BE TRADEMARKS OF THEIR RESPECTIVE COMPANIES.

# 02 - BASEBOARD CONNECTORS





### 03 - OMAP MEMORY IF






# 05 - OMAP PERIPHERAL IF





**BOOT DEVICE OPTIONS**

BOOT DEVICE	BOOT BITS[4:1]
NOR EMIFA	0001
NAND-8 EMIFA	0111
SPI0 FLASH	0101
<b>SPI1 FLASH(default)</b>	<b>0110</b>
UART0	1011
UART2	1010
EMULATOR DEBUG	1111

## VOLTAGE TRANSLATION



## 64Mbit BOOT FLASH




**LAYOUT NOTE:** ROUTE "P" AND "N" PAIRS AS 100 OHM DIFFERENTIAL PAIRS WITH MATCHED TRACE LENGTHS. TARGET 50 OHMS SINGLE ENDED IMPEDANCE TO GND FOR ALL TRACES. KEEP AWAY FROM OTHER SIGNALS.


**LAYOUT NOTE:** KEEP IN-LINE CAPS CLOSE TO U30

**LAYOUT NOTE:** KEEP RESISTOR CLOSE TO PROCESSOR

**OSCILLATOR SETTINGS:**  
INPUT CRYSTAL: 25MHZ  
PRESCALER DIVIDER: 3  
FEEDBACK DIVIDER: 24  
OUTPUT DIVIDER: 6  
OUTPUT FREQUENCY: 100MHZ  
OUTPUT TYPE: LVDS

## LVDS 100MHZ CLOCK GENERATOR





PHY MODE CONFIGURATION TABLE

MODE[2:0]	MODE DEFINITION
000	10BASE-T HALF DUPLEX. AUTO-NEGOTIATION DISABLED.
001	10BASE-T FULL DUPLEX. AUTO-NEGOTIATION DISABLED.
010	100BASE-TX HALF DUPLEX. AUTO-NEGOTIATION DISABLED. CRS IS ACTIVE DURING TRANSMIT & RECEIVE.
011	100BASE-TX FULL DUPLEX. AUTO-NEGOTIATION DISABLED. CRS IS ACTIVE DURING RECEIVE.
100	100BASE-TX HALF DUPLEX IS ADVERTISED. AUTONEGOTIATION ENABLED. CRS IS ACTIVE DURING TRANSMIT & RECEIVE.
101	REPEATER MODE. AUTO-NEGOTIATION ENABLED. 100BASE-TX HALF DUPLEX IS ADVERTISED. CRS IS ACTIVE DURING RECEIVE.
110	POWER DOWN MODE.
111	ALL CAPABLE. AUTO-NEGOTIATION ENABLED.

# 07 - PMIC

Applying power to 5V\_IN will cause SOM to power up immediately.  
 For startup without MAIN\_BATT\_IN connected, 5V\_IN range is:  
 3.6V < 5V\_IN < 5.8V  
 For startup with MAIN\_BATT\_IN connected, 5V\_IN range is:  
 4.3V < 5V\_IN < 5.8V

Applying power to MAIN\_BATT\_IN will NOT cause SOM to power up immediately.  
 SOM will power up when power is supplied to MAIN\_BATT\_IN, and then PMIC\_PB\_IN is pulsed low.  
 PMIC\_PB\_IN must be pulsed low AFTER power is applied to MAIN\_BATT\_IN.



For startup, MAIN\_BATT\_IN range is:  
 3.6V < MAIN\_BATT\_IN < 4.2V

At runtime, 5V\_IN range is:  
 UVLO < 5V\_IN < 5.8V



At runtime, MAIN\_BATT\_IN range is:  
 UVLO < MAIN\_BATT\_IN < 4.2V

UVLO = UnderVoltage LockOut  
 UVLO = 3.0V (default)  
 2.8V < UVLO < 3.25V (programmable)


UVLO = UnderVoltage LockOut  
 UVLO = 3.0V (default)  
 2.8V < UVLO < 3.25V (programmable)



LAYOUT NOTE: CONNECT THE AGND PIN DIRECTLY TO THE CENTER GROUND PAD








# 08 - OMAP POWER







LAYOUT NOTE: KEEP THESE COMPONENTS CLOSE TO THE PROCESSOR

LAYOUT NOTE: KEEP THESE COMPONENTS CLOSE TO THE PROCESSOR

LAYOUT NOTE: KEEP THESE COMPONENTS CLOSE TO THE PROCESSOR



JUMPERS ALLOW REWORK FOR IO VOLATGES OTHER THAN 3.3V OR 1.8V





Revision Control			
Part Number	Rev	Description of Change	Date
1014647	A	Changed U3.1 to connect to net FLASH_CS Added C182-C185	11-16-2009
1015115	A	Swapped location on J2 of ETHER_LINK_ACT_LEDn and ETHER_SPEED_LED Changed BATT_HDQ to uP_EPWM1_TZ[0] Added uP_EPWM0_TZ[0] to J2.99; uP_SPI1_SCSn0 to J3.36 Added R167-R172, R174-R179, Q3, C186-C187, FB4-FB5 Changed to np: R153, R154, R155, R70, U7, C27, C163 Removed R160, R161, C179, U24 Changed U1.C8 to PMIC_INTn; changed U9.40 to PMIC_INTn Added OSC_VSS and RTC_VSS nets Created net uP_RESETOUTn_3v3 Changed R105 to 1.0 Ohms from 0.02 Ohms; Changed R90 to 0603 part instead of 0805 part Changed R114 and R115 to 4.7k Ohms Removed net PIDCLK. Connected uP_SPI1_ENAn to U21.3. C154 and C155 moved to other side of ferrites	03-05-2010
1015115	B	Changed to np: Q1, Q2, R99, R100 Changed to pop: R116 Deleted C178 Added U24, L4, C188-C190, R180-R184, Q4	04-15-2010
1015774	A	Removed all I2C power measurement circuitry on page 07	08-16-2010
1015774	B	Changed to np: R58 Changed C1, C2, C3, C4, C25, C26 to 0.01uF capacitors	09-24-2010