

July 26, 2010

LM49155 PRELIMINARY
Boomer® Audio Power Amplifier Series **Precise** July 26, 2010

Uplink Noise Suppression & Downlink SNR Enhancement Analog Audio Subsystem

General Description

The LM49155 is a fully integrated audio subsystem designed for portable handheld applications such as cellular phones. The LM49155 combines a Noise Suppression microphone amplifier, a 1.35W mono class D amplifier with ALC, class AB earpiece driver with AGC, a high efficiency, stereo, ground referenced headphone amplifier with click pop suppression and I2C modes select and volume control.

The LM49155 features analog fully differential input, and differential output microphone amplifier designed to reduce background acoustic noise, while delivering superb speech clarity in voice communication applications. Downlink SNR enhancement utilizes an advanced acoustic AGC technology to adjust output levels.

The LM49155 speaker amplifier features National's unique output limiter that provides both a no-clip feature and speaker protection. The E2S class D amplifier features a patented, ultra low EMI PWM architecture that significantly reduces RF emissions while preserving audio quality and efficiency. The headphone drivers feature National's ground referenced architecture that creates a ground-referenced output from a single, low-voltage supply.

The LM49155 is available in an ultra-small 36-bump micro SMD package.

Key Specifications

- Uplink Far Field Noise Suppression Electrical $FFNS_F$ at $f = 1$ _{KHz}
- Downlink SNR Enhancement Earpiece Amplifier Near-Field SNR Enhancement Downlink $SNRI_E$ 6 to 18dB (typ) 16dB (typ)
- Class D Loudspeaker Amplifier R_L = 15μH+8Ω+15μH

■ Headphone Amplifier R_L = 32 Ω

 P_{OUT} , THD+N \leq 1%, $HPV_{DD} = 1.8V$ 19mW (typ)

Features

- Noise cancellation for uplink and downlink without DSPtype artifacts, distortions or delays
- Adapting AGC on ambient noise level & downlink signal strength for earpiece
- Downlink adjustable noise-reducing high pass filter
- E²S Class D Amplifier with ALC
- Ground Referenced Headphone Outputs with Advanced Click Pop Suppression
- ¹²C Volume and Mode Control
- Micro-power shutdown

Applications

- Mobile Phones
- Portable Electronic Devices

© 2010 National Semiconductor Corporation 301081 www.national.com

Typical Application

Order Number LM49155TL See NS Package Number TLA36STA

Ordering Information

A

TABLE 1. Bump Description

www.national.com 8

Note 1: *"Absolute Maximum Ratings"* indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the *Absolute Maximum Ratings* or other conditions beyond those indicated in the *Recommended Operating Conditions* is not implied. The *Recommended Operating Conditions* indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

 $\sf Note\ 3:$ The maximum power dissipation must be derated at elevated temperatures and is dictated by $T_{\sf JMAX}$, $\theta_{\sf JA}$, and the ambient temperature, $T_{\sf A}.$ The maximum allowable power dissipation is Ρ_{DMAX} = (Τ_{JMAX} - Τ_A) / θ_{JA} or the number given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A.

Note 6: Charge Device Model, applicable std. JESD22-C101-C.

Note 7: Typical values represent most likely parametric norms at T_A = +25ºC, and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.

Note 8: Datasheet min/max specification limits are guaranteed by test or statistical analysis.

Note 9: Loudspeaker R_L is a resistive load in series with two inductors to simulate an actual speaker load. For R_L = 8Ω, the load is 15μH + 8Ω +15μH. For R_L = 4 Ω , the load is 15μH + 4Ω + 15μH.

Note 10: The LM49155 ALC limits the output power to which ever is lower, the supply voltage or output power limit.

I²**C** Interface Characteristics 1.7V ≤ I²**CV**_{DD} ≤ 5.5V (*Note 1, Note 2*) The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB, EPGAIN = 0dB, R_L = 15μH+8Ω+15μH (Loudspeaker), R_L = 32Ω (Headphone), R_L = 32Ω (Earpiece), C_{SET} = 0.1µF, ALC disabled, f = 1kHz, unless otherwise specified. Limits apply for $T_A = 25^{\circ}$ C. (Note 8).

30108128

FIGURE 2. I2C Timing Diagram

www.national.com 10

www.national.com 12

FAR FIELD NOISE SUPPRESSION (FFNS^E)

Test Methods

For optimum noise suppression the far field noise should be in a broadside array configuration from the two microphones (see *[Figure 16](#page-34-0)*). Which means the far field sound source is equidistance from the two microphones. This configuration allows the amplitude of the far field signal to be equal at the two microphone inputs, however a slight phase difference may still exist. To simulate a real world application a slight phase delay was added to the FFNS_E test. The block diagram from Figure 3 is used with the following procedure to measure the FFNS_E.

- 1. A 1kHz sine wave with equal frequency and amplitude $(25mV_{P-P})$ is applied to Mic1 and Mic2. Using a signal generator, the phase of Mic 2 is delayed by 1.1° when compared with Mic1. For 300Hz sine wave, use phase delay of .33°.
- 2. Measure the output level in dBV (X)
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)
- 5. $FFNS_E = Y X dB$

NEAR FIELD SPEECH LOSS (NFSL^E)

For optimum near field speech preservation, the sound source should be in an endfire array configuration from the

two microphones (see *[Figure 17](#page-34-0)*). In this configuration the speech signal at the microphone closest to the sound source will have greater amplitude than the microphone further away. Additionally the signal at microphone further away will experience a phase lag when compared with the closer microphone. To simulate this, phase delay as well as amplitude shift was added to the NFSL_E test. The schematic from Figure 3 is used with the following procedure to measure the NF- $\mathsf{SL}_{\mathsf{E}}.$

- 1. A 25mV_{P-P} and 17.25mV_{P-P} (0.69*25mV_{P-P}) 1kHz sine wave is applied to Mic1 and Mic2 respectively. Once again, a signal generator is used to delay the phase of Mic2 by 15.9° when compared with Mic1. For 300Hz sine wave, use phase delay of 4.76°.
- 2. Measure the output level in dBV (X)
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)
- 5. NFSL_E = Y X dB

SIGNAL TO NOISE RATIO IMPROVEMENT ELECTRICAL (SNRI^E)

The SNRI $_{\rm E}$ is the ratio of FFNS $_{\rm E}$ to NFSL $_{\rm E}$ and is defined as: ${\sf SNRI}_{\sf E}$ = ${\sf FFNS}_{\sf E}$ - ${\sf NFSL}_{\sf E}$

System Control

I 2C SIGNALS

In I2C mode the LM49155 pin SCL is used for the I2C clock SCL and the pin SDA is used for the I2C data signal SDA. Both of these signals need a pull-up resistor according to I2C specification. The 7-bits I2C slave address for LM49155 is 1111100.

I 2C DATA VALIDITY

FIGURE 4. I2C Signals: Data Validity

I 2C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I2C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I2C master always generates

START and STOP bits. The I2C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I2C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line

can only be changed when SCL is LOW.

FIGURE 5. I2C Start and Stop Conditions

TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received. After the START condition, the I2C master sends a chip address. This address is seven bits long followed by an eight bit which is a data direction bit (R/W). The LM49155 address is TBD. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.

Device Register Map

TABLE 2. Device Register Map

Shutdown Control Register

This register is used to control basic power management setup.

TABLE 3. Shutdown Control Register (0x00h)

MIC Control Register

This register is used to control basic microphones input setup.

TABLE 4. MIC Control Register (0x01h)

Mode Control Register

This register is used to control the different mixer modes LM49155 supports:

TABLE 5. Output Mode Selection (see legend below) (0x02h)

M: Mono differential input

R: Right channel stereo input

L: Left channel stereo input

SD: Shutdown

GM: Differential input gain path

GR: Right channel input gain path

GL: Left Channel input gain path

Voltage Limiter Control Register

This register is used to control output voltage limiter settings and attack time of automatic level circuit.

TABLE 6. Voltage Limit Control (0x03h)

No Clip Control Register

This register is used to control output clip limit level settings and release time of automatic level circuit.

TABLE 7. No Clip Control (0x04h)

Gain Control Register

This register is used to control gain level on the outputs and mute all the input into low power mode.

TABLE 8. Gain Control (0x05h)

Volume Control Register

These registers are used to control input volume control levels for mono and stereo inputs.

TABLE 9. Mono and Stereo Volume (0x06h and 0x07h)

MIC Gain Control Register

This register is used to control microphone pre-gain and post-gain levels.

TABLE 10. MIC Gain Control (0x08h)

EP Control Register

This register is used to set earpiece input impedances and power levels.

TABLE 11. EP Control Register (0x09h)

Spread Spectrum Control Register

This register controls the spread spectrum mode of the class D amplifier

TABLE 12. SS Control Register (0x0Ah)

www.national.com 28

Application Information

DIFFERENTIAL AMPLIFIER EXPLANATION

The LM49155 features a differential input stage, which offers improved noise rejection compared to a single-ended input amplifier. Because a differential input amplifier amplifies the difference between the two input signals, any component common to both signals is cancelled. An additional benefit of the differential input structure is the possible elimination of the DC input blocking capacitors. Since the DC component is common to both inputs, and thus cancelled by the amplifier, the LM49155 can be used without input coupling capacitors when configured with a differential input signal.

INPUT MIXER/MULTIPLEXER

The LM49155 includes a comprehensive mixer multiplexer controlled through the I2C interface. The mixer/multiplexer allows any input combination to appear on any output of LM49155. Multiple input paths can be selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the selected channel. Table 5 (MODE CONTROL) shows how the input signals are mixed together for each possible input selection.

SHUTDOWN FUNCTION

The LM49155 features the following shutdown controls: Bit B4 (GAMP_SD) of the SHUTDOWN CONTROL register controls the gain amplifiers. When $GAMP_SD = 1$, it disables the gain amplifiers that are not in use. For example, in Modes 1, 4 and 5, the Mono inputs are in use, so the Left and Right input gain amplifiers are disabled, causing the I_{DD} to be minimized. Bit B0 (PWR_ON) of the SHUTDOWN CONTROL register is the global shutdown control for the entire device. Set PWR_ON = 0 for normal operation. PWR_ON = 1 overrides any other shutdown control bit.

CLASS D AMPLIFIER

The LM49155 features a mono class D audio power amplifier with a filterless modulation scheme that reduces external component count, conserving board space and reducing system cost. With no signal applied, the outputs (LSOUT+ and LSOUT-) switch between VDD and GND with 50% duty cycle, in phase, causing the two outputs to cancel. This cancellation results in no net voltage across the speaker, thus there is no current to the load in the idle state.

With an input signal applied, the duty cycle (pulse width) of the class D output changes. For increasing output voltage, the duty cycle of LSOUT+ increases, while the duty cycle of LSOUT- decreases. For decreasing output voltages, the converse occurs. The difference between the two pulse widths yields the differential output voltage.

ENHANCED EMISSIONS SUPPRESSION (E2S)

The LM49155 class D amplifier features National's patentpending E2S system that reduces EMI, while maintaining high quality audio reproduction and efficiency. The E2S system features selectable spread spectrum and advanced edge rate control (ERC). The LM49155 class D ERC greatly reduces the high frequency components of the output square waves by controlling the output rise and fall times, slowing the transitions to reduces RF emissions, while maximizing THD+N and efficiency performance.

FIXED FREQUENCY

The LM49155 class D amplifier features two modulation schemes, a fixed frequency mode and a spread spectrum mode. Select the fixed frequency mode by setting bit B0

(SS_EN) of the SS Control register to 0. In fixed frequency mode, the loudspeaker outputs switch at a constant 300kHz. The output spectrum consists of the 300kHz fundamental and its associated harmonics.

SPREAD SPECTRUM

The selectable spread spectrum mode minimizes the need for output filters, ferrite beads or chokes. In spread spectrum mode, the switching frequency varies randomly by 30% about a 300kHz center frequency, reducing the wideband spectral content, improving EMI emission radiated by the speaker and associated cables and traces. Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching frequency, the spread spectrum architecture spreads that energy over a larger bandwidth. The cycle-tocycle variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. Set bit B0 (SS_EN) of the SS Control register to 1 to enable spread spectrum mode.

GROUND REFERENCED HEADPHONE AMPLIFIER

The LM49155 features a low noise inverting charge pump that generates an internal negative supply voltage. This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220μF) are not necessary. The coupling capacitors are replaced by two small ceramic charge pump capacitors, saving board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In traditional headphone amplifiers, the headphone impedance and the output capacitor from a high-pass filter that not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass response. Because the LM49155 does not require the output coupling capacitors, the low frequency response of the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the available dynamic range of the LM49155 headphone amplifiers when compared to a traditional headphone amplifier operating from the same supply voltage.

AUTOMATIC LIMITER CONTROL (ALC)

When enabled, the ALC continuously monitors and adjusts the gain of the loudspeaker amplifier signal path if necessary. The ALC serves two functions: voltage limiter/speaker protection and output clip prevention (No-Clip) with three clip controls levels. The voltage limiter/speaker protection prevents an output overload condition by maintaining the loudspeaker output signal below a preset amplitude (See voltage Limiter section). The No Clip feature monitors the output signal and maintains audio quality by preventing the loudspeaker output from exceeding the amplifier's headroom (see No Clip/ Output Clip Control section). The voltage limiter thresholds, clip control levels, attack and release times are configured through the I2C interface.

VOLTAGE LIMITER

The voltage limiter function of the ALC monitors and prevents the audio signal from exceeding the voltage limit threshold ([Figure 9](#page-29-0)). The voltage limit threshold (V_{TH(VLIM)}) is set by bits B2:B0 in the Voltage Limit Threshold Register (see table 6). Although the ALC reduces the gain of the speaker path to maintain the audio signal below the voltage limit threshold, it is still possible to overdrive the speaker output in which case loudspeaker output will exceed the voltage limit threshold and

cause clipping on the output, and speaker damage is possible. Please see the ALC headroom section for further details.

FIGURE 11. Clip Control Levels $V_{DD} = 3.3V$, $V_{IN} = 8V_{PP}$ Shaped Burst, 1kHz **Blue = No Clip Disabled, Gray = Low, Light Green = Medium Green = High, Yellow = Max**

ALC HEADROOM

When either voltage limiter or no clip is enabled, it is still possible to drive LM49155 into clipping by over driving the input volume stage of the signal path beyond its output dynamic range. In this case, clipping occurs at the input volume stage, and although ALC is active, the gain reduction will have no effect on the output clipping. The maximum input that can safely pass through the input volume stage can be calculated by following formula:

So in the case of 0 dB volume gain, audio input has to be less than V_{DD} for both voltage limiter or No clip settings.

When voltage limiter is enabled, ALC can reach its max attenuation for lower voltage limit levels as shown in *Figure 12*. Typically, after the ALC started working, with 6 dB of audio input change ALC is well within its regulation. Voltage limiter Input headroom can be increased by switching to the LS_GAIN to 18dB in the Gain Control Register (see *[Table](#page-24-0) [8](#page-24-0)*).

FIGURE 13. No Clip Function VDD = 3.3V, R^L = 15μ**H+8**Ω+15μ**H f IN = 1kHz, LS_GAIN = 0 Blue, Green = Output Power vs Input Voltage Gray, Yellow = THD+N vs Input Voltage**

When No Clip is enabled, class D speaker output reduces when it's about to enter clipping region and power stay constant as long as V_{IN} is less than V_{DD} for 0 dB volume gain (see figure 9). For example, in the case of $V_{DD} = 3.3V$, there is a 6 dB of headroom for the change in input. Please see the ALC typical performance curves for additional plots relating to different supply voltages and LS_GAIN settings for specific application parameters.

ATTACK TIME

Attack time $(t_{ATK)}$ is the time it takes for the gain to be reduced by 6dB (LS_GAIN=0) once the audio signal exceeds the ALC threshold. Fast attack times allow the ALC to react quickly and prevent transients such as symbol crashes from being distorted. However, fast attack times can lead to volume pumping, where the gain reduction and release becomes noticeable, as the ALC cycles quickly. Slower attack times cause the ALC to ignore the fast transients, and instead act upon longer, louder passages. Selecting an attack time that is too slow can lead to increased distortion in the case of the No Clip function, and possible output overload conditions in the case of the Voltage limiter. The attack time is set by a combination of the value of C_{SET} and the attack time coefficient as given by equation (2):

$$
t_{ATK} = 20k\Omega C_{SET} / \alpha_{ATK} \quad (s)
$$
 (2)

Where α_{ATK} is the attack time coefficient (*Table 13*) set by bits B4:B3 in the Voltage Limit Control Register (see *[Table 6](#page-23-0)*). The attack time coefficient allows the user to set a nominal attack time. The internal 20kΩ resistor is subject to temperature change, and it has tolerance between -11% to +20%.

TABLE 13. Attack Time Coefficient

B4	B3	α_{ATK}
		2.667
		1.333

RELEASE TIME

Release time (t_{RI}) is the time it takes for the gain to return from 6dB (LS_GAIN=0) to its normal level once the audio signal returns below the ALC threshold. A fast release time allows the ALC to react quickly to transients, preserving the original dynamics of the audio source. However, similar to a fast attack time, a fast release time contributes to volume pumping. A slow release time reduces the effect of volume pumping. The release time is set by a combination of the value of C_{SET} and release time coefficient as given by equation (3):

$$
t_{\text{RL}} = 20 \text{M}\Omega C_{\text{SET}} / \alpha_{\text{RL}} \quad \text{(s)} \tag{3}
$$

where α_{RI} is the release time coefficient (*Table 14*) set by bits B4:B3 in the No Clip Control Register. The release time coefficient allows the user to set a nominal release time. The internal 20M Ω is subject to temperature change, and it has tolerance between -11% to +20%.

TABLE 14. Release Time Coefficient

www.national.com 32

UPLINK FAR-FIELD NOISE REDUCTION OVERVIEW

The uplink portion of the LM49155 is a fully analog solution to reduce the far field noise picked up by microphones in a communication system. A simplified block diagram is provided in *Figure 14*.

The output signal of the microphones is amplified by a preamplifier with adjustable gain between 12dB and 36dB. The matched signals are then routed through the Analog Noise Cancelling block which suppresses the far-field signal. The output of the analog noise cancelling processor is amplified in the post amplifier with selectable gain, 6dB or 12dB. For optimum noise and EMI immunity, the microphones have a differential connection to the LM49155 and the uplink output is also differential. The adjustable gain functions can be controlled via I2C.

voltage is also limited, careful gain balancing is essential for the best performance. Too low of a gain setting in the preamplifier can result in higher noise levels, while too high of a gain setting in the preamplifier will result in saturation of the noise cancelling processor and output stages.

The gain ranges and maximum signal levels for the different functional blocks are shown in *Figure 15*. Two examples are given as a guideline on how to select proper gain settings.

GAIN BALANCE AND GAIN BUDGET

In systems where input signals have a high dynamic range, critical noise levels or where the dynamic range of the output

Example 1:

An application using microphones with 50mV_{P-P} maximum output voltage, and a baseband chip after the LM49155 with $1.5V_{\text{p-p}}$ maximum input voltage.

For optimum noise performance, the gain of the input stage should be set to the maximum.

- 1. $50mV_{p,p} + 36dB = 3.1V_{p,p}$.
- 2. $3.1V_{p,p}$ is higher than the maximum 1.5V_{P-P} allowed for the Noise Cancelling Block (NCB). This means a gain lower than 29.5dB should be selected.
- 3. Select the nearest lower gain from the gain settings shown in *[Table 10](#page-26-0)*, 28dB is selected. This will prevent the Noise Cancelling block from being overloaded by the microphone. With this setting, the resulting output level of the Pre Amplifier will be $1.26V_{P-P}$.
- 4. The NCB has a gain of 0dB which will result in $1.26V_{\text{P-P}}$ at the output of the LM49155. This level is less than the maximum level that is allowed at the input of the post amp of the LM49155.
- 5. The baseband chip limits the maximum output voltage to 1.5 $V_{\text{P-P}}$ with the minimum of 6dB post amp gain, this results in requiring a lower level at the input of the post amp of $0.75V_{P-P}$. Now calculating this for a maximum preamp gain, the output of the preamp must be no more than 0.75 m V_{P-P} .
- 6. Calculating the new gain for the preamp will result in <23.5dB gain.
- 7. The nearest lower gain will be 22dB.

So using preamp gain $= 22$ dB and postamp gain $= 6$ dB is the optimum for this application.

Example 2:

An application using microphones with 10mV_{P-P} maximum output voltage, and a baseband chip after the LM49155 with $3.3V_{\text{P-P}}$ maximum input voltage.

For optimum noise performance we would like to have the maximum gain at the input stage.

- 1. $10mV_{P-P} + 36dB = 631mV_{P-P}$.
- 2. This is lower than the maximum $1.5V_{P-P}$, so this is OK.
- 3. The Noise Cancelling block has a gain of 0dB which will result in $1.5V_{P-P}$ at the output of the LM49155. This level is lower than the maximum level that is allowed at the input of the Post Amp of the LM49155.
- 4. With a Post Amp gain setting of 6dB the output of the Post Amp will be $3V_{p,p}$ which is OK for the baseband.
- 5. The nearest lower Post Amp gain will be 6dB.

So using preamp gain $=$ 36dB and postamp gain $=$ 6dB is optimum for this application.

MICROPHONE MODE CONTROL

The LM49155 features 4 Microphone modes, Noise Cancellation Mode, Mic 1 pass through, Mic 2 pass through, and (Mic1+Mic2)/2. When in Noise Cancellation mode, it is imperative that Mic 1 and Mic 2 are NOT muted. If the mute function for either microphone path is enabled, the noise cancellation circuitry will be disabled. In mic1/mic2 pass through mode the noise canceling block is bypassed, and the

LM49155 is simply used as a microphone amplifier where the microphone signal passes through the pre and post amplifier gain stages. The last mode provides an average of the two microphone pass through signals (noise cancelling block is bypassed).

The microphone input paths can be muted individually via I 2C (Mic control register B1:B0). To enable the mute function, set bit B2 of the microphone mode control register to 1. If B2 is set to 0, the mute function will not activate.

SIGNAL-TO-NOISE RATIO (SNR) ENHANCER

The SNR Enhancer in the LM49155 is designed to provide excellent voice intelligibility in noisy environments. The control signal for the output gain adjustment is dependent on both the level and the type of ambient noise, compared with the signal energy of the downlink voice. The system was designed to operate transparently to the user, such that the gain changes are not evident but provide excellent voice intelligibility.

SNR ENHANCER BYPASS (EP_BYPASS_AGC)

The SNR enhancer can be bypassed by setting B5 of the Mode Control Register to 1. When the SNR enhancer is bypassed, the earpiece amplifier has a fixed 0dB gain.

EP_RI (INPUT IMPEDANCE)

The earpiece input of the LM49155 features three input impedance options, this impedance in conjunction with the input capacitor creates a high-pass filter. The three options provide various cutoff frequencies for the high-pass filter. *Table 15* shows the respective cutoff frequencies for each of the input impedance options when using a 68nF input capacitor.

MICROPHONE PLACEMENT

Because the LM49155 is a microphone array Far Field Noise Reduction solution, proper microphone placement is critical for optimum performance. Two things need to be considered: The spacing between the two microphones and the position of the two microphones relative to near field source

If the spacing between the two microphones is too small near field speech will be canceled along with the far field noise. Conversely, if the spacing between the two microphones is large, the far field noise reduction performance will be degraded. The optimum spacing between mic1 and mic2 is 1.5-2.5cm. This range provides a balance of minimal near field speech loss and maximum far field noise reduction. The microphones should be in line with the desired sound source 'near speech' and configured in an endfire array (see *[Figure](#page-34-0) [17](#page-34-0)*) orientation from the sound source. If the 'near speech' (desired sound source) is equidistant to the source like a broadside array (see *[Figure 16](#page-34-0)*) the result will be a great deal of near field speech loss.

NEAR > **OPTIMIZED** LM49155 **SPEECH WRONG** 30108122 **FIGURE 16. Broadside Array (WRONG) OPTIMIZED** $1.5 - 2.5$ cm LM49155 **SPEECH CORRECT** NEAR
SPEECH 30108129 **FIGURE 17. Endfire Array (CORRECT)**

LOW-PASS FILTER AT THE OUTPUT

At the output of the LM49155 there is a provision to create a 1st order low-pass filter (only enabled in 'Noise Cancelling' mode). This low-pass filter can be used to compensate for the change in frequency response that results from the noise cancellation process. The change in frequency response resembles a first-order high-pass filter, and for many of the applications it can be compensated by a first-order low-pass filter with cutoff frequency between 1.5kHz and 2.5kHz. The transfer function of the low-pass filter is derived as:

$$
H(s) = \frac{\text{Post Amplifier gain}}{sRfCf+1}
$$

This low-pass filter is created by connecting a capacitor between the LPF pin and the OUT pin of the LM49155. The value of this capacitor also depends on the selected output gain. For different gains the feedback resistance in the lowpass filter network changes as shown in *Table 16*.

This will result in the following values for a cutoff frequency of 2000 Hz:

A-WEIGHTED FILTER

The human ear is sensitive for acoustic signals within a frequency range from about 20Hz to 20kHz. Within this range the sensitivity of the human ear is not equal for each frequency. To approach the hearing response, weighting filters are introduced. One of those filters is the A-weighted filter.

The A-weighted filter is used in signal to noise measurements, where the wanted audio signal is compared to device noise and distortion.

The use of this filter improves the correlation of the measured values to the way these ratios are perceived by the human ear.

FIGURE 18. A-Weighted Filter

PROPER SELECTION OF EXTERNAL COMPONENTS

ALC Timing (C_{SET}) Capacitor Selection

The recommended range value of C_{SET} is between .01µF to 1μF. Lowering the value below .01μF can increase the attack time but LM49155 ALC ability to regulate its output can be disrupted and approaches the hard limiter circuit. This in turn increases the THD+N and audio quality will be severely affected.

Charge Pump Capacitor Selection

Use low ESR ceramic capacitors (less than 100mΩ) for optimum performance.

Charge Pump Flying Capacitor (C¹)

The flying capacitor (C_1) , see Figure 1, affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2µF, the RDS(ON) of the charge pump switches and the ESR of C1 and CPV_{SS} dominate the output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Charge Pump Hold Capacitor (CPV_{SS})

The value and ESR of the hold capacitor (CPV $_{SS}$) directly affects the ripple on CPV_{SS} . (see figure 1) Increasing the value of CPV_{SS} reduces output ripple. Decreasing the ESR of CPV_{SS} reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Input Capacitor Selection

Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49155. The input capacitors create a highpass filter with the input resistors RIN. The -3dB point of the high-pass filter is found using Equation (4) below.

$$
f = 1/2\pi R_{IN}C_{IN} \quad (Hz)
$$
 (4)

Where the value of R_{IN} is given in the Electrical Characteristics Table.

High-pass filtering the audio signal helps protect the speakers. When the LM49155 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com

National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com

National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com

National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com