

PRELIMINARY July 26, 2010

34dB (typ)

19mW (typ)

M49155 Uplink Noise Suppression & Downlink SNR

Enhancement Analog Audio Subsystem

Boomer[®] Audio Power Amplifier Series

Uplink Noise Suppression & Downlink SNR Enhancement Analog Audio Subsystem

General Description

The LM49155 is a fully integrated audio subsystem designed for portable handheld applications such as cellular phones. The LM49155 combines a Noise Suppression microphone amplifier, a 1.35W mono class D amplifier with ALC, class AB earpiece driver with AGC, a high efficiency, stereo, ground referenced headphone amplifier with click pop suppression and I²C modes select and volume control.

The LM49155 features analog fully differential input, and differential output microphone amplifier designed to reduce background acoustic noise, while delivering superb speech clarity in voice communication applications. Downlink SNR enhancement utilizes an advanced acoustic AGC technology to adjust output levels.

The LM49155 speaker amplifier features National's unique output limiter that provides both a no-clip feature and speaker protection. The E²S class D amplifier features a patented, ultra low EMI PWM architecture that significantly reduces RF emissions while preserving audio quality and efficiency. The headphone drivers feature National's ground referenced architecture that creates a ground-referenced output from a single, low-voltage supply.

The LM49155 is available in an ultra-small 36-bump micro SMD package.

Key Specifications

- Uplink Far Field Noise Suppression Electrical FFNS_E at f = 1kHz
- Downlink SNR Enhancement Earpiece Amplifier
 Near-Field SNR Enhancement Downlink SNRI_F
 6 to 18dB (typ) 16dB (typ)
- Class D Loudspeaker Amplifier $R_1 = 15\mu H + 8\Omega + 15\mu H$

P_{OUT} , THD+N \leq 1%, V_{DD} = 3.6V	680mW (typ)
P_{OUT} , THD+N \leq 1%, V_{DD} = 5.0V	1.35W (typ)
Efficiency	88% (typ)

• Headphone Amplifier $R_L = 32\Omega$


 P_{OUT} , THD+N $\leq 1\%$, HPV_{DD} = 1.8V

Features

- Noise cancellation for uplink and downlink without DSPtype artifacts, distortions or delays
- Adapting AGC on ambient noise level & downlink signal strength for earpiece
- Downlink adjustable noise-reducing high pass filter
- E²S Class D Amplifier with ALC
- Ground Referenced Headphone Outputs with Advanced Click Pop Suppression
- I²C Volume and Mode Control
- Micro-power shutdown

Applications


- Mobile Phones
- Portable Electronic Devices




© 2010 National Semiconductor Corporation 301081

www.national.com

Typical Application





Ordering Information

Ordering Information									
Order Number	Package	Package DWG #	Transport Media	MSL Level	Green Status				
LM49155TL	36 Bump microSMD	TLA36STA	250 units on tape and reel	1	NOPB				
LM49155TLX	36 Bump microSMD	TLA36STA	3000 units on tape and reel	1	NOPB				

TABLE 1. Bump Description

BUMP	NAME	DESCRIPTION
A1	SDA	I ² C serial data input
A2	SCL	I ² C serial clock input
A3	CT1	Control timing capacitor
A4	V _{DD}	Main power supply
A5	DCAP	Voice signal detection capacitor
A6	MIC_GND	Microphone ground
B1	LPF-	Low pass filter for negative uplink output
B2	LPF+	Low pass filter for positive uplink output
B3	CT2	Control timing capacitor
B4	CT3	Control timing capacitor
B5	MIC1-	Microphone 1 inverting input
B6	MIC1+	Microphone 1 non-inverting input
C1	MICOUT-	Microphone inverting output
C2	MICOUT+	Microphone non-inverting output
C3	INM+	Mono channel inverting input
C4	INM-	Mono channel non-inverting input
C5	MIC2-	Microphone 2 inverting input
C6	MIC2+	Microphone 2 non-inverting input
D1	I ² CV _{DD}	I ² C power supply
D2	SET	ALC timing set
D3	EPOUT+	Earpiece non-inverting output
D4	INR	Right channel input
D5	INL	Left channel input
D6	CPV _{SS}	Charge pump output
E1	LSV _{DD}	Loudspeaker/Earpiece power supply
E2	BYPASS	Mid-Rail bias bypass node
E3	EPOUT-	Earpiece inverting output
E4	C _{1P}	Charge pump flying capacitor positive terminal
E5	C _{1N}	Charge pump flying capacitor negative terminal
E6	HPV _{DD}	Headphone power supply
F1	LSOUT+	Loudspeaker non-inverting output
F2	LSOUT-	Loudspeaker inverting output
F3	GND	Main Power supply ground
F4	CPGND	Charge pump ground
F5	HPR	Right channel headphone output
F6	HPL	Left channel headphone output

Absolu 2)	te Maximum Ratings (No	Junction Temperatur Thermal Resistance θ _{JA} (TLA36STA)			150°C 64°C/W	
please con	erospace specified devices are requised the National Semiconductor Sals for availability and specifications.		Soldering Information See Applications N Level Chip Scale	n Jote AN-111	2 "Micro SM	
Supply Volta	5	o) (Operating R	-		
V _{DD} , I ² CV _E	-	6V		atings		
Supply Volta HPV _{DD} (No	•	3V	Temperature Range		100	
torage Ter		to +150°C	$T_{MIN} < T_A < T_{MAX}$		-40°	C ≤ T _A ≤ +85°C
nput Voltag	•		Supply Voltage V _{DD} and LSV _{DD}		2	$2.7V \le to \le 5.5V$
ower Dissi		Ily Limited			1	$.7V \le to \le 2.7V$
	, Human Body Model		I ² CV _{DD}		1	$.7V \le to \le 5.5V$
Note 4)	Machina Madal	2000V				$I^2CV_{DD} \leq V_{DD}$
Note 5)	, Machine Model	150V				
SD Rating	, Charge Device Model					
lote 6)		750V				
8Ω+15µH	ecifications apply for LS and HP VOLU (Loudspeaker), $R_L = 32\Omega$ (Headphone) V_{P-P} , $C_{SET} = 0.1\mu F$, ALC disabled, f =), R _L = 32Ω (E	arpiece), MIC_PREGAIN	I = 20dB, MI s apply for T	C_POSTG/	AIN = 6dB, MIC Note 8)
Symbol	Parameter		Conditions	Typical	Limit	Units
Symbol						(Limits)
				(<i>Note 7</i>)	(Note 8)	
CHARAC	TERISTICS (V _{IN} = 0, No Load)			(Note /)	(Note 8)	
CHARAC	TERISTICS (V _{IN} = 0, No Load)	GAMP_SD =				
CHARAC	TERISTICS (V _{IN} = 0, No Load)	GAMP_SD = LS Mode, Mo		(<i>Note</i> 7)	4	mA (max)
CHARAC	TERISTICS (V _{IN} = 0, No Load)		no mode 1			mA (max) mA (max)
CHARAC	TERISTICS (V _{IN} = 0, No Load)	LS Mode, Mo	no mode 1 ode 8	3	4	
CHARAC	TERISTICS (V _{IN} = 0, No Load)	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo	no mode 1 ode 8 rough mode de 5	3	4	mA (max)
	Quiescent Power Supply Current	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo LS + HP, Moo	no mode 1 ode 8 rough mode de 5 de 10	3 1.3 0.6	4 1.6 0.8	mA (max) mA (max)
		LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Mod GAMP_SD =	no mode 1 ode 8 rough mode de 5 de 10 0	3 1.3 0.6 3.1	4 1.6 0.8 4 4.3	mA (max) mA (max) mA (max)
	Quiescent Power Supply Current	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo LS + HP, Moo GAMP_SD = LS Mode, Mo	no mode 1 ode 8 rough mode de 5 de 10 0 ono mode 1	3 1.3 0.6 3.1 3.4 3.7	4 1.6 0.8 4 4.3 5	mA (max) mA (max) mA (max) mA (max) mA (max)
	Quiescent Power Supply Current	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo	no mode 1 ode 8 rough mode de 5 de 10 0 ono mode 1 ode 8	3 1.3 0.6 3.1 3.4 3.7 1.7	4 1.6 0.8 4 4.3 5 2.1	mA (max) mA (max) mA (max) mA (max) mA (max) mA (max)
	Quiescent Power Supply Current	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN	no mode 1 ode 8 rough mode de 5 de 10 0 ono mode 1 ode 8 IR Enhancer Off	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8	4 1.6 0.8 4 4.3 5 2.1 1.3	mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max)
	Quiescent Power Supply Current	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5	mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max)
	Quiescent Power Supply Current (LSV _{DD} + V _{DD})	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8	4 1.6 0.8 4 4.3 5 2.1 1.3	mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max)
2	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD})	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5	mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max)
СНАRAС 2 2 (НР)	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD}) Total Shutdown Current	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Moo	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 5	mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max)
2 2(HP)	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD})	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Moo	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8 3.8	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 4	mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max) mA (max)
2 2(HP) 2 (I2C)	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD}) Total Shutdown Current Quiescent I ² C Power Supply Current	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Moo	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8 3 0.05	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 4	mA (max) mA (max)
2 2(HP) 2 (I2C)	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD}) Total Shutdown Current Quiescent I ² C Power Supply Current (I ² CV _{DD})	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Moo	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10 ode 8	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8 3 0.05	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 4	mA (max) mA (max)
2 2(HP) 2 (I2C) JDSPEAK	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD}) Total Shutdown Current Quiescent I ² C Power Supply Current (I ² CV _{DD}) ER AMPLIFIER (Note 9)	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Mod GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Mod HP Mode, mo	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10 ode 8	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8 3.8 3.8 3.0.05 0.05	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 4	mA (max) mA (max)
2 2(HP) 2 (I2C) UDSPEAK	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD}) Total Shutdown Current Quiescent I ² C Power Supply Current (I ² CV _{DD}) ER AMPLIFIER (Note 9) Efficiency	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Moo HP Mode, mo THD+N = 1% Mono Input S	no mode 1 ode 8 rough mode de 5 de 10 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10 ode 8	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8 3.8 3.8 3.8 3.8 3	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 4	mA (max) mA (max) μA (max)
2) 2)(HP) 2) (I2C) UDSPEAK	Quiescent Power Supply Current $(LSV_{DD} + V_{DD})$ Quiescent Power Supply Current (HPV_{DD}) Total Shutdown Current Quiescent I ² C Power Supply Current (I^2CV_{DD}) ER AMPLIFIER (Note 9) Efficiency Total Harmonic Distortion + Noise	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Moo HP Mode, mo THD+N = 1% Mono Input S	no mode 1 ode 8 rough mode de 5 de 10 0 0 ono mode 1 ode 8 IR Enhancer Off IR Enhancer On de 5, 10 ode 8 Signal, P _O = 250mW Signal, THD+N = 1%	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8 3.8 3.8 3.8 3.8 3	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 4	mA (max) mA (max) μA (max)
2 2(HP) 2 (I2C)	Quiescent Power Supply Current (LSV _{DD} + V _{DD}) Quiescent Power Supply Current (HPV _{DD}) Total Shutdown Current Quiescent I ² C Power Supply Current (I ² CV _{DD}) ER AMPLIFIER (Note 9) Efficiency	LS Mode, Mo HP Mode, mo MIC Pass Th LS + HP, Moo GAMP_SD = LS Mode, Mo HP Mode, mo EP Mode, SN EP Mode, SN LS + HP, Moo HP Mode, mo HP Mode, mo HP Mode, mo	no mode 1 pde 8 rough mode de 5 de 10 0 on o mode 1 pde 8 IR Enhancer Off IR Enhancer On de 5, 10 pde 8 Signal, $P_0 = 250$ mW Signal, THD+N = 1%	3 1.3 0.6 3.1 3.4 3.7 1.7 0.8 3.8 3.8 3.8 3.8 3.8 3.8 3.8 3	4 1.6 0.8 4 4.3 5 2.1 1.3 4.5 5 4 1 1 1 1 1 1 1 1 1 1 1 1 1	mA (max) mA (max) μA (max) μA (max)

			LM4				
Symbol	Parameter	Conditions	Typical (<i>Note 7</i>)	Limit (<i>Note 8</i>)	Units (Limits)		
		f = 217Hz, V _{RIPPLE} = 200mV _{P-P} , All inpu	its terminat	ed to AC GN	ID, C _B = 2.2µl		
		Output Referred					
PSRR	Power Supply Rejection Ratio	LS Mode 1, Mono Input	72		dB		
		LS Mode 2, Stereo Input	60		dB		
		LS Mode 3, Mono + Stereo Input	60		dB		
SNR	Signal To Noise Ratio	$P_{O} = 680 \text{mW}, \text{ A-weighted}$	94		dB		
		A-weighted, All inputs terminated to AC	GND				
		LS Mode 1, Mono Input	46		μV		
∈ _{OS}	Output Noise	LS Mode 2, Stereo Input	55		μV		
		LS Mode 3, Mono + Stereo Input	60		μV		
CMRR	Common Mode Rejection Ratio	V _{RIPPLE} = 200mV _{P-P} , f _{RIPPLE} = 217Hz, Mono Input Signal	55		dB		
		LS Mode 1, Mono Input	10	40	mV (max)		
V _{os}	Output Offset Voltage	LS Mode 2, Stereo Input	10		mV (max)		
•OS	Culput Choct Voltage	LS Mode 3, Mono + Stereo Input	10		mV		
					kΩ		
Z _{IN}	Input Impedance	Maximum Gain Setting (MONO input) Minimum Gain Setting (MONO input)	12.5 99		kΩ		
HEADPHON	E AMPLIFIER		00		1132		
THD+N	Total Harmonic Distortion + Noise	Stereo Input Signal, P _O = 12mW	0.01		%		
		Stereo Input Signal, THD+N = 1%					
Po	Output Power	$R_{\rm I} = 16\Omega$					
0		$R_L = 32\Omega$	19 19	15	mW mW (min)		
					mW (min)		
		$f = 217Hz$, $V_{RIPPLE} = 200mV_{P.P}$, All inputs terminated to AC GND, $C_B = 2.2\mu F$					
		Ripple on HPV _{DD}	04		dD		
		HP Mode 4, Mono Input HP Mode 8, Stereo Input	94 90		dB dB		
PSRR	Power Supply Rejection Ration	HP Mode 12, Mono + Stereo Input	90		dB		
-		Ripple on V _{DD}					
		HP Mode 4, Mono Input	94		dB		
		HP Mode 8, Stereo Input	78		dB		
		HP Mode 12, Mono + Stereo Input	78		dB		
SNR	Signal-to-Noise Ratio	P _O = 20mW, A-weighted	95		dB		
		A-weighted, All inputs terminated to AC	GND	· · · ·			
		HP Mode 4, Mono Input	9		μV		
€os	Output Noise	HP Mode 8, Stereo Input	10		μV		
		HP Mode 12, Mono + Stereo Input	12		μV		
X _{TALK}	Crosstalk	$P_0 = 12mW$	85		dB		
		HP Mode 4, Mono Input HP	1.2		mV		
V _{OS}	Output Offset Voltage	Mode 8, Stereo Input	1.2		mV		
		HP Mode 12, Mono + Stereo Input	1.5		mV		
		HP Mode 8, $C_B = 2.2 \mu F$					
Τ _{WU}	Turn-On Time	Normal turn on time	27		ms		
		Fast turn on time	15		ms		

			LM4	Units (Limits)	
Symbol	Parameter	Conditions	TypicalLimit(Note 7)(Note 8)		
		Minimum Gain Setting (MONO input)	-80		dB dB
		Maximum Gain Setting (MONO input)	18		dB dB
A _{VOL}	Volume Control	Minimum Gain Setting (Stereo input)	-80		dB dB
		Maximum Gain Setting (Stereo input)	18		dB dB
	Volume Control Gain Error		±0.5		dB
		LS Mode Gain 0 Gain 1	12 18		dB dB
A _V	Gain	HP Mode Gain 0 Gain 1 Gain 2 Gain 3	0 -1.5 -3 -6 -9		dB dB dB dB dB
		Gain 4 Gain 5 Gain 6 Gain 7	-12 -15 -18		dB dB dB
A _M	Microphone Pre Amplifier Gain Range	Minimum setting Maximum setting	12 36		dB dB
A _{MR}	Microphone Pre Amplifier Gain Resolution		2	1.7 2.3	dB (min) dB (max)
A _P	Post Amplifier Gain Range	Minimum setting Maximum setting	6 12		dB dB
A _{PR}	Post Amplifier Gain Resolution		6	5.5 6.5	dB (min) dB (max)
AUTOMATIC	LEVEL CONTROL (ALC)				
t _A	Attack Time	ATTACK_TIME = 00	0.75		ms
t _R	Release Time	RELEASE_TIME = 00	1		S
		LS Mode, THD+N ≤1%, Note 10			
		VOLTAGE_LEVEL = 001	4		V _{P-P}
V _{LIMIT}	Output Voltage Limit	VOLTAGE_LEVEL = 010	4.8		V _{P-P}
		VOLTAGE_LEVEL = 011	5.6		V _{P-P}
		VOLTAGE_LEVEL = 100	6.4		V _{P-P}
UPLINK SPE	CIFICATIONS (Mic Pass Through mo		1	II	F-F
	Far Field Noise Suppression	f = 1kHz (See <i>Test Methods</i>)	34	26	dB (min)
FFNSE _{ADC}	(Electrical)	f = 300Hz (See <i>Test Methods</i>)	42		dB (min)
	Signal-to-Noise Ratio Improvement	f = 1kHz (See <i>Test Methods</i>)	26	18	dB (min)
SNRI _E	(Electrical)	f = 300Hz (See <i>Test Methods</i>)	33		dB (min)
V _{IN}	Maximum Input Signal	THD+N < 1%, Pre Amp Gain = 12dB		440	mV _{P-P} (max
V _{OUT}	Maximum AC Output Voltage	Differential Output, f = 1kHz, THD+N < 1%	1.2	1.1	V _{RMS} (min)
	DC Level at Outputs	V _{IN} = GND	820		mV
THD+N	Total Harmonic Distortion + Noise	Differential Output	0.1	0.2	% (max)
		$V_{IN} = 18mV_{P-P}$	63		dB
SNR	Signal-to-Noise Ratio	V _{IN} = 18mV _{P-P} , A-Weighted	65		dB

Symbol			LM4	9155		
	Parameter	Conditions	Typical Limit		Units	
-			(Note 7)	(<i>Note 8</i>)	(Limits)	
e _N	Input Referred Noise level	A-Weighted	5		μV _{RMS}	
7				103	kΩ (min)	
Z _{IN}	Input Impedance		142	220	kΩ (max)	
Z _{OUT}	Output Impedance		200		Ω	
	Allowable Load Impedance	R _{LOAD}		10	kΩ (min)	
Z _{LOAD}	Allowable Load Impedance	C _{LOAD}		100	pF (max)	
		Input Referred, Input AC Grounded (47	0nF)			
PSRR	Power Supply Rejection Ratio	$f = 217Hz, V_{RIPPLE} = 200mV_{P-P}$	99	85	dB (min)	
		$f = 1 \text{ kHz}, V_{\text{RIPPLE}} = 200 \text{mV}_{\text{P-P}}$	95	80	dB (min)	
CMRR	Common Mode Rejection Ratio	Input referred	57		dB	
DOWNLINK	SPECIFICATIONS (SNR Enhancer O	ff)				
V _{IN(DV)}	Maximum Input Signal (Differential)	THD+N < 1%, AGC _{AV} = 0dB	4.5	4.2	V _{PP(DIFF)} (min)	
V _{OS}	Output Offset Voltage	$V_{IN(DV)} = 0V, R_L = 32\Omega$	0.8	5	mV (max)	
e _N	Output Noise level	A-Weighted, $V_{IN(DV)} = 0V$, AGC _{AV} = 0dB	10		μV _{RMS}	
- IN		$P_0 = 70 \text{mW}$	99		dB	
SNR	Downlink Signal-to-Noise Ratio	P _o = 70mW, A-Weighted	105		dB	
P _{OUT}	Output Power	THD+N < 1%, f = 1kHz, R_{L} = 32 Ω	80	70	mW (min)	
THD+N	Total Harmonic Distortion + Noise	$f = 1 \text{ kHz}, P_0 = 50 \text{ mW}, R_L = 32 \Omega$	0.04		% (max)	
		Input AC Grounded (68nF)			, (,	
		$f = 217Hz$, $V_{BIPPLE} = 200mV_{P-P}$,				
PSRR	Power Supply Rejection Ratio	$R_{L} = 32\Omega$	95	80	dB(min)	
		$f = 1 \text{ kHz}, V_{\text{RIPPLE}} = 200 \text{ mV}_{\text{P-P}}, \text{ R}_{\text{L}} = 32 \Omega$	92		dB (min)	
		$V_{IN} = 200 \text{mV}_{P-P}, \text{ f} = 217 \text{Hz}, \text{ R}_{L} = 32 \Omega$	55		dB	
CMRR	Common Mode Rejection Ratio		55		dB	
		$V_{IN} = 200 \text{mV}_{\text{P-P}}, \text{ f} = 1 \text{kHz}, \text{ R}_{\text{L}} = 32 \Omega$			-	
7	Downlink Innut Impedance	EP_INPUT_IMPEDANCE = 00	40		kΩ	
Z _{IN(DL)}	Downlink Input Impedance	EP_INPUT_IMPEDANCE = 01	8.3		kΩ	
		EP_INPUT_IMPEDANCE = 10, 11	5.7		kΩ	
	CEMENT SPECIFICATIONS		0	1	٩D	
AGC _{AV}	Automatic Gain Control Range	Minimum setting	0 18		dB dB	
		Maximum setting AGC _{AV} = 0dB, f = 1kHz, V_{DV} = 1V,	10		uв	
∆AGC _{AV}	0dB Gain Accuracy	AGC _{AV} = 00B, T = TKH2, $V_{DV} = TV$, Ambient Noise = 0V	±0.5		dB	
		f = 300Hz				
		$V_{\rm DV} = 100 {\rm mV}_{\rm P-P},$				
		$MIC1 = MIC2 = 0.8mV_{P-P}$	6		dB	
		$V_{\rm DV} = 100 {\rm mV}_{\rm P-P},$				
		$MIC1 = MIC2 = 2mV_{P,P}$	16		dB	
SNRI _E	Signal-to-Noise Ratio Improvement	f = 1 kHz	l	I	l	
		$V_{\rm DV} = 100 {\rm mV}_{\rm P-P},$				
	, in the second s	$V_{DV} = 100 \text{mV}_{P-P},$ MIC1 = MIC2 = 1.4mV _{P-P}	12		dB	
		$V_{\rm DV} = 100 {\rm mV}_{\rm P-P},$				
			16		dB	
		$MIC1 = MIC2 = 2mV_{P-P}$	10		aв	

www.national.com

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. All voltages are measured with respect to the ground pin, unless otherwise specified.

Note 2: The *Electrical Characteristics* tables list guaranteed specifications under the listed *Recommended Operating Conditions* except as otherwise modified or specified by the *Electrical Characteristics Conditions* and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 3: The maximum power dissipation must be derated at elevated temperatures and is dictated by T_{JMAX} , θ_{JA} , and the ambient temperature, T_A . The maximum allowable power dissipation is $P_{DMAX} = (T_{JMAX} - T_A) / \theta_{JA}$ or the number given in *Absolute Maximum Ratings*, whichever is lower.

Note 4: Human body model, applicable std. JESD22-A114C.

Note 5: Machine model, applicable std. JESD22-A115-A

Note 6: Charge Device Model, applicable std. JESD22-C101-C.

Note 7: Typical values represent most likely parametric norms at $T_A = +25^{\circ}C$, and at the *Recommended Operation Conditions* at the time of product characterization and are not guaranteed.


Note 8: Datasheet min/max specification limits are guaranteed by test or statistical analysis.

Note 9: Loudspeaker R_{L} is a resistive load in series with two inductors to simulate an actual speaker load. For R_{L} = 8 Ω , the load is 15µH + 8 Ω +15µH. For R_{L} = 4 Ω , the load is 15µH + 4 Ω + 15µH.

Note 10: The LM49155 ALC limits the output power to which ever is lower, the supply voltage or output power limit.


I²**C Interface Characteristics 1.7V** ≤ **I**²**CV**_{DD} ≤ **5.5V** (*Note 1, Note 2*) The following specifications apply for LS and HP VOLUMEGAIN = 0dB, LSGAIN =12dB, HPGAIN = 0dB, EPGAIN = 0dB, R_L = 15µH+8Ω+15µH (Loudspeaker), R_L = 32Ω (Headphone), R_L = 32Ω (Earpiece), C_{SET} = 0.1µF, ALC disabled, f = 1kHz, unless otherwise specified. Limits apply for T_A = 25°C. (Note 8).

			L	Units	
Symbol	Parameter	Conditions	Typical	Limit (<i>Note 8</i>)	(Limits)
	SCL Frequency		400		kHz (max)
1	Hold Time (repeated) START Condition			0.6	µs (min)
2	Clock Low Time			1.3	µs (min)
3	Clock High Time			600	ns (min)
4	Setup Time (repeated) START Condition			600	ns (min)
5	Data Hold Time			900	ns (max)
6	Data Setup Time			250	ns (min)
7	Rise Time of SDA and SCL		0	20+0.1C _B 300	ns (min) ns (max)
8	Fall Time of SDA and SCL			20+0.1C _B 300	ns (min) ns (max)
9	Setup Time for STOP Condition			600	ns (min)
10	Bus Free Time Between a STOP and START Condition			1.3	µs (min)
CB	Bus Capacitance			200	pF (max)
V _{IH}	Input High Voltage			0.7*I ² CV _{DD}	V (min)
V _{IL}	Input Low Voltage			0.3*I ² CV _{DD}	V (max)




30108128

FIGURE 2. I²C Timing Diagram




www.national.com


10




www.national.com










13



































FAR FIELD NOISE SUPPRESSION (FFNS_E)

For optimum noise suppression the far field noise should be in a broadside array configuration from the two microphones (see *Figure 16*). Which means the far field sound source is equidistance from the two microphones. This configuration allows the amplitude of the far field signal to be equal at the two microphone inputs, however a slight phase difference may still exist. To simulate a real world application a slight phase delay was added to the FFNS_E test. The block diagram from Figure 3 is used with the following procedure to measure the FFNS_E.

- 1. A 1kHz sine wave with equal frequency and amplitude $(25mV_{P-P})$ is applied to Mic1 and Mic2. Using a signal generator, the phase of Mic 2 is delayed by 1.1° when compared with Mic1. For 300Hz sine wave, use phase delay of .33°.
- 2. Measure the output level in dBV (X)
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)
- 5. $FFNS_E = Y X dB$

NEAR FIELD SPEECH LOSS (NFSL_E)

For optimum near field speech preservation, the sound source should be in an endfire array configuration from the

two microphones (see *Figure 17*). In this configuration the speech signal at the microphone closest to the sound source will have greater amplitude than the microphone further away. Additionally the signal at microphone further away will experience a phase lag when compared with the closer microphone. To simulate this, phase delay as well as amplitude shift was added to the NFSL_E test. The schematic from Figure 3 is used with the following procedure to measure the NF-SL_F.

- 1. A $25mV_{P-P}$ and $17.25mV_{P-P}$ ($0.69*25mV_{P-P}$) 1kHz sine wave is applied to Mic1 and Mic2 respectively. Once again, a signal generator is used to delay the phase of Mic2 by 15.9° when compared with Mic1. For 300Hz sine wave, use phase delay of 4.76° .
- 2. Measure the output level in dBV (X)
- 3. Mute the signal from Mic2
- 4. Measure the output level in dBV (Y)
- 5. NFSL_E = Y X dB


SIGNAL TO NOISE RATIO IMPROVEMENT ELECTRICAL (SNRI_E)

The SNRI_E is the ratio of FFNS_E to NFSL_E and is defined as: SNRI_E = FFNS_E - NFSL_E

System Control

I²C SIGNALS

In I²C mode the LM49155 pin SCL is used for the I²C clock SCL and the pin SDA is used for the I²C data signal SDA. Both of these signals need a pull-up resistor according to I²C specification. The 7-bits I²C slave address for LM49155 is 1111100.



I²C DATA VALIDITY

FIGURE 4. I²C Signals: Data Validity

I²C START AND STOP CONDITIONS

START and STOP bits classify the beginning and the end of the I²C session. START condition is defined as SDA signal transitioning from HIGH to LOW while SCL line is HIGH. STOP condition is defined as the SDA transitioning from LOW to HIGH while SCL is HIGH. The I²C master always generates START and STOP bits. The I²C bus is considered to be busy after START condition and free after STOP condition. During data transmission, I²C master can generate repeated START conditions. First START and repeated START conditions are equivalent, function-wise.

The data on SDA line must be stable during the HIGH period of the clock signal (SCL). In other words, state of the data line

can only be changed when SCL is LOW.






FIGURE 5. I²C Start and Stop Conditions

TRANSFERRING DATA

Every byte put on the SDA line must be eight bits long, with the most significant bit (MSB) being transferred first. Each byte of data has to be followed by an acknowledge bit. The acknowledge related clock pulse is generated by the master. The transmitter releases the SDA line (HIGH) during the acknowledge clock pulse. The receiver must pull down the SDA line during the 9th clock pulse, signifying an acknowledge. A receiver which has been addressed must generate an acknowledge after each byte has been received. After the START condition, the I²C master sends a chip address. This address is seven bits long followed by an eight bit which is a data direction bit (R/W). The LM49155 address is TBD. For the eighth bit, a "0" indicates a WRITE and a "1" indicates a READ. The second byte selects the register to which the data will be written. The third byte contains data to write to the selected register.





Device Register Map

Address	Register	B7	B6	B5	B4	B3	B2	B1	B0	
0x00h	SHUTDOWN	1	0	TURN_ON _TIME	AGC_ON	GAMP _SD	HPR_SD	I2C_VDD _SD	PWR_ON	
0x01h	MIC	0	0	MIC_S	ELECT	MIC2 _ENB	MIC1 _ENB	MIC2 _MUTE	MIC1 _MUTE	
0x02h	MODE	1	AGC _MODE	EP _BYPASS _AGC	EP_ENB	MODE_CONTROL				
0x03h	VOLTAGE LIMITER	0	0	0	ATTACK_TIME		K_TIME VOLTAGE_LEVEL		/EL	
0x04h	NO CLIP	0	0	0	RELEAS	E_TIME	OUTPU	T_CLIP_CC	NTROL	
0x05h	GAIN	0	0	0	INPUT _MUTE	LS_GAIN		HP_GAIN		
0x06h	MONO VOLUME	0	0	0		N	IONO_VOL			
0x07h	STEREO VOLUME	0	0	0		ST	EREO_VO	L		
0x08h	MIC GAIN	0	0	0	MIC_ POSTGAIN MIC_PREGAIN					
0x09h	EP	0	0	0	0	0	EP _LEVEL	EP_II _IMPEI	NPUT DANCE	
0x0A	SS	0	0	0	0	0	0	ERC	SS_ENB	

TABLE 2. Device Register Map

Shutdown Control Register

This register is used to control basic power management setup.

TABLE 3. Shutdown Control Register (0x00h)

Bit	Field	Description				
		This enables or disables	the device.			
Do		PWR_ON	Status			
B0	PWR_ON	0	Device disabled			
		1	Device enabled			
D4	12014 00		an active low reset input. If I^2CV_{DD} drops below 1.1V, the deviers are restored to their default state. By setting the bit I^2CV_{DD}			
B1	I ² CV _{DD} _SD	I ² CV _{DD} _SD	Status			
		0	Reset register if I ² CV _{DD} drops below 1.1V			
		1	Normal Operation			
		This disables the right he	eadphone output.			
Do		HPR_SD	Status			
B2	HPR_SD	0	Normal operation			
		1	Headphone right disabled			
		This disables the gain ar recommended for output	nplifiers that are not in use to minimize I _{DD} . This setting is modes 1, 2, 4, 5, 8, 10.			
B3	GAMP_SD	GAMP_SD	Status			
		0	Normal operation			
		1	Disable the unused gain amplifiers			
		This enables or disables	the AGC.			
B4	AGC_ON	AGC_ON	Status			
5.	////	0	Enable of AGC function will depend on the AGC_MODE bi			
			AGC is always turn on irrespective of the AGC_MODE bit			
		This control the turn on t	ime of the device.			
B5	TURN_ON_TIME	TURN_ON_TIME	Status			
55		0	Normal turn on time (27ms)			
		1	Fast turn on time (15ms)			
B6	NOT USED	This bit is not used and s	should be 0.			
B7	1	This bit should be 1 when	n powering on the device in shutdown control register.			
Q						

MIC Control Register

This register is used to control basic microphones input setup.

Bit	Field	Description				
		This mute the Microphone 1 input path.				
B0	MIC1_MUTE	MIC1_MUTE	Status			
		0	MIC 1 is not in Mute			
		1	MIC 1 is in Mute			
		This mute the Microphone	2 input path.			
B1	MIC2_MUTE	MIC1_MUTE	Status			
		0	MIC 2 is not in Mute			
		1	MIC 2 is in Mute			
		This enables or disable the	e microphone 1 input path.			
B2	MIC1_ENB	MIC1_ENB	Status			
02		0	Disable MIC 1			
		1	Enable MIC 1			
		This enables or disable the	e microphone 2 input path.			
B3	MIC2 ENB	MIC1_ENB	Status			
		0	Disable MIC 2			
		1	Enable MIC 2			
		This selects the following n	nicrophone modes.			
		MIC_SELECT	Status			
B5:B4	MIC_SELECT	00	Noise cancelling mode			
53.64		01	Only Mic 1 enabled (pass through)			
		10	Only Mic 2 enabled (pass through)			
		11	Mic1 + Mic2			

TABLE 4. MIC Control Register (0x01h)

Mode Control Register

This register is used to control the different mixer modes LM49155 supports:

Bits	Field	Description							
		This sets the diffe	erent mixe	rs output modes.					
		MODE_ CONTROL	Mode	Loudspeaker	Headphone Left	Headphone Right			
		0000	0	SD	SD	SD			
		0001	1	GM x M	SD	SD			
		0010	2	2 x (GL x L + GR x R)	SD	SD			
		0011	3	2 x (GL x L + GR x R) + GM x M	SD	SD			
		0100	4	SD	GM x M/2	GM x M/2			
		0101	5	GM x M	GM x M/2	GM x M/2			
		0110	6	2 x (GL x L + GR x R)	GM x M/2	GM x M/2			
B3:B0	MODE	0111	7	2 x (GL x L + GR x R) + GM x M	GM x M/2	GM x M/2			
00.00	_CONTROL	1000	8	SD	GR x R	GLxL			
		1001	9	GM x M	GR x R	GL x L			
		1010	10	2 x (GL x L + GR x R)	GR x R	GL x L			
		1011	11	2 x (GL x L + GR x R) + GM x M	GR x R	GL x L			
		1100	12	SD	GR x R + GM x M/2	GL x L + GM x M/2			
		1101	13	GM x M	GR x R + GM x M/2	GL x L + GM x M/2			
		-1110	14	2 x (GL x L + GR x R)	GR x R + GM x M/2	GL x L + GM x M/2			
		1111	15	2 x (GL x L + GR x R) + GM x M	GR x R + GM x M/2	GL x L + GM x M/2			
		This makes the lo receiver bypass p		er and headphone amplifie	ers into shutdown mod	e and enables			
B4	EP_BYPASS	0	Normal o	utput mode operation					
		1	Enable th	e receiver bypass path					
		This enables the	bypass pa	th for earpiece output wh	en AGC is on.				
B5	EP_BYPASS	0	If AGC or	n, earpiece gain depends	on AGC.				
	_AGC	1	If AGC or	n, earpiece path bypass t	he AGC and has 0dB g	gain.			
		This enables or d	isables the	e AGC function.					
B6	AGC_MODE	0	Disable A	GC function					
		1	Enable A	GC function					
B7	1	This bit should be	1 when S	SNR Enhancer is enabled	l				

TABLE 5. Output Mode Selection (see legend below) (0x02h)

M: Mono differential input R: Right channel stereo input L: Left channel stereo input

SD: Shutdown

GM: Differential input gain path

GR: Right channel input gain path GL: Left Channel input gain path

Voltage Limiter Control Register

This register is used to control output voltage limiter settings and attack time of automatic level circuit.

Bits	Field		Description	
		This sets the outp	ut voltage limit level.	
		000	Voltage limit disabled	
		001	$V_{TH(VLIM)} = 4V_{P-P}$	
		010	$V_{TH(VLIM)} = 4.8V_{P-P}$	
B2:B0	VOLTAGE _LEVEL	011	$V_{TH(VLIM)} = 5.6V_{P-P}$	
		100	$V_{\text{TH(VLIM)}} = 6.4 V_{\text{P-P}}$	
		101	$V_{\text{TH}(\text{VLIM})} = 7.2 V_{\text{P-P}}$	
		110	$V_{\text{TH}(\text{VLIM})} = 8V_{\text{P-P}}$	
			111	Voltage Limit disabled
		This sets the attac	k time of automatic level control circuit. It is based on characterization	
		data and $C_{SET} = 0$.1μF (see ATTACK TIME section).	
D 4 D 2		00	0.75ms	
B4:B3	ATTACK_TIME	01	1ms	
		10	1.5ms	
		11	2ms	

TABLE 6	. Voltage	Limit	Control	(0x03h)
---------	-----------	-------	---------	---------

No Clip Control Register

This register is used to control output clip limit level settings and release time of automatic level circuit.

TABLE	7. No	Clip	Control	(0x04h)

Bits	Field	Description	
		This sets the output clip limit level.	
		000	No Clip disabled, output clip control disabled
B2:B0	OUTPUT_CLIP	010	No Clip enabled
D2.D0	_LIMIT	011	Low
		100	Med
		101	High
		This sets the releas	se time of automatic level control circuit. It is based on characterization
		data and C _{SET} = 0.1	1µF (see RELEASE TIME section).
B4:B3	RELEASE_TIME	00	1\$
D4.D3		01	0.8s
		10	0.65s
		11	0.4s

Gain Control Register

This register is used to control gain level on the outputs and mute all the input into low power mode.

Bits	Field	Description	
		This sets the headphone output gain level.	
		HP_GAIN	Level (dB)
		000	0
		001	-1.5
B2:B0		010	-3
D2.DU	HP_GAIN	011	-6
		100	-9
		101	-12
		110	-15
		111	-18
		This sets the loudspeaker output gain level.	
B3		LS_GAIN	Level (dB)
БЗ	LS_GAIN	0	12dB
		1	18dB
		This enables all the inputs into low power m	nute mode.
B4	INPUT_MUTE	0	Enabled
		1	Disabled

TABLE 8. Gain Control (0x05h)

Volume Control Register

These registers are used to control input volume control levels for mono and stereo inputs.

Bits	Field	Description		
		This programs the mono and stereo inputs	volume gain.	
		VOL	Level (dB)	
		00000	MUTE	
		00001	-46.5	
		00010	-40.5	
		00011	-34.5	
		00100	-30	
		00101	-27	
		00110	-24	
		00111	-21	
		01000	-18	
		01001	-15	
		01010	-13.5	
		01011	-12	
		01100	-10.5	
		01101	-9	
D4-D0	MONO_VOL	01110	-7.5	
B4:B0	STEREO_VOL	01111	-6	
		10000	-4.5	
		10001	-3	
		10010	1.5	
		10011	0	
		10100	1.5	
		10101	3	
		10110	4.5	
		10111	6	
		11000	7.5	
		11001	9	
		11010	10.5	
		11011	12	
		11100	13.5	
		11101	15	
		11110	16.5	
		11111	18	

TABLE 9. Mono and Stereo Volume (0x06h and 0x07h)

MIC Gain Control Register

This register is used to control microphone pre-gain and post-gain levels.

Bits	Field	Des	cription
		This sets microphones pre-gain.	
		MIC_PREGAIN	Level (dB)
		0000	12
		0001	12
		0010	12
		0011	12
		0100	14
		0101	16
B3:B0	MIC_PREGAIN	0110	18
		0111	20
		1000	22
		1001	24
		1010	26
		1011	28
		1100	30
		1101	32
		1110	34
		1111	36
		This sets microphone post-gain in dB.	
B4	MIC_POSTGAIN	MIC_POSTGAIN	Level (dB)
		0	6
		1	12

TABLE 10. MIC Gain Control (0x08h)

EP Control Register

This register is used to set earpiece input impedances and power levels.

Bits	Field	Description	
		This sets the earpiece input impedances.	
D4-D0	EP_INPUT	00	40k Ω
B1:B0	_IMPEDANCE	01	8.3k Ω
		10	5.7kΩ
		This sets the earpiece output power level.	
B3	EP_PLEVEL	0	50mW
		1	70mW

TABLE 11. EP Control Register (0x09h)

Spread Spectrum Control Register

This register controls the spread spectrum mode of the class D amplifier

TABLE 12. SS Control Register (0x0Ah)

Bits	Field	Description	
		This sets the spread spectrum mode of th	e Class D amplifier.
B0	SS_ENB	0	Spread Spectrum Disabled
		1	Spread Spectrum Enabled
B1		This sets the edge rate control of class D	amplifier.
	ERC	0	Disabled
		1	Enabled

Application Information

DIFFERENTIAL AMPLIFIER EXPLANATION

The LM49155 features a differential input stage, which offers improved noise rejection compared to a single-ended input amplifier. Because a differential input amplifier amplifies the difference between the two input signals, any component common to both signals is cancelled. An additional benefit of the differential input structure is the possible elimination of the DC input blocking capacitors. Since the DC component is common to both inputs, and thus cancelled by the amplifier, the LM49155 can be used without input coupling capacitors when configured with a differential input signal.

INPUT MIXER/MULTIPLEXER

The LM49155 includes a comprehensive mixer multiplexer controlled through the I²C interface. The mixer/multiplexer allows any input combination to appear on any output of LM49155. Multiple input paths can be selected simultaneously. Under these conditions, the selected inputs are mixed together and output on the selected channel. Table 5 (MODE CONTROL) shows how the input signals are mixed together for each possible input selection.

SHUTDOWN FUNCTION

The LM49155 features the following shutdown controls: Bit B4 (GAMP_SD) of the SHUTDOWN CONTROL register controls the gain amplifiers. When GAMP_SD = 1, it disables the gain amplifiers that are not in use. For example, in Modes 1, 4 and 5, the Mono inputs are in use, so the Left and Right input gain amplifiers are disabled, causing the I_{DD} to be minimized. Bit B0 (PWR_ON) of the SHUTDOWN CONTROL register is the global shutdown control for the entire device. Set PWR_ON = 0 for normal operation. PWR_ON = 1 overrides any other shutdown control bit.

CLASS D AMPLIFIER

The LM49155 features a mono class D audio power amplifier with a filterless modulation scheme that reduces external component count, conserving board space and reducing system cost. With no signal applied, the outputs (LSOUT+ and LSOUT-) switch between VDD and GND with 50% duty cycle, in phase, causing the two outputs to cancel. This cancellation results in no net voltage across the speaker, thus there is no current to the load in the idle state.

With an input signal applied, the duty cycle (pulse width) of the class D output changes. For increasing output voltage, the duty cycle of LSOUT+ increases, while the duty cycle of LSOUT- decreases. For decreasing output voltages, the converse occurs. The difference between the two pulse widths yields the differential output voltage.

ENHANCED EMISSIONS SUPPRESSION (E2S)

The LM49155 class D amplifier features National's patentpending E²S system that reduces EMI, while maintaining high quality audio reproduction and efficiency. The E²S system features selectable spread spectrum and advanced edge rate control (ERC). The LM49155 class D ERC greatly reduces the high frequency components of the output square waves by controlling the output rise and fall times, slowing the transitions to reduces RF emissions, while maximizing THD+N and efficiency performance.

FIXED FREQUENCY

The LM49155 class D amplifier features two modulation schemes, a fixed frequency mode and a spread spectrum mode. Select the fixed frequency mode by setting bit B0

(SS_EN) of the SS Control register to 0. In fixed frequency mode, the loudspeaker outputs switch at a constant 300kHz. The output spectrum consists of the 300kHz fundamental and its associated harmonics.

SPREAD SPECTRUM

The selectable spread spectrum mode minimizes the need for output filters, ferrite beads or chokes. In spread spectrum mode, the switching frequency varies randomly by 30% about a 300kHz center frequency, reducing the wideband spectral content, improving EMI emission radiated by the speaker and associated cables and traces. Where a fixed frequency class D exhibits large amounts of spectral energy at multiples of the switching frequency, the spread spectrum architecture spreads that energy over a larger bandwidth. The cycle-tocycle variation of the switching period does not affect the audio reproduction, efficiency, or PSRR. Set bit B0 (SS_EN) of the SS Control register to 1 to enable spread spectrum mode.

GROUND REFERENCED HEADPHONE AMPLIFIER

The LM49155 features a low noise inverting charge pump that generates an internal negative supply voltage. This allows the headphone outputs to be biased about GND instead of a nominal DC voltage, like traditional headphone amplifiers. Because there is no DC component, the large DC blocking capacitors (typically 220µF) are not necessary. The coupling capacitors are replaced by two small ceramic charge pump capacitors, saving board space and cost. Eliminating the output coupling capacitors also improves low frequency response. In traditional headphone amplifiers, the headphone impedance and the output capacitor from a high-pass filter that not only blocks the DC component of the output, but also attenuates low frequencies, impacting the bass response. Because the LM49155 does not require the output coupling capacitors, the low frequency response of the device is not degraded by external components. In addition to eliminating the output coupling capacitors, the ground referenced output nearly doubles the available dynamic range of the LM49155 headphone amplifiers when compared to a traditional headphone amplifier operating from the same supply voltage.


AUTOMATIC LIMITER CONTROL (ALC)


When enabled, the ALC continuously monitors and adjusts the gain of the loudspeaker amplifier signal path if necessary. The ALC serves two functions: voltage limiter/speaker protection and output clip prevention (No-Clip) with three clip controls levels. The voltage limiter/speaker protection prevents an output overload condition by maintaining the loudspeaker output signal below a preset amplitude (See voltage Limiter section). The No Clip feature monitors the output signal and maintains audio quality by preventing the loudspeaker output from exceeding the amplifier's headroom (see No Clip/ Output Clip Control section). The voltage limiter thresholds, clip control levels, attack and release times are configured through the I²C interface.

VOLTAGE LIMITER

The voltage limiter function of the ALC monitors and prevents the audio signal from exceeding the voltage limit threshold (*Figure 9*). The voltage limit threshold ($V_{TH(VLIM)}$) is set by bits B2:B0 in the Voltage Limit Threshold Register (see table 6). Although the ALC reduces the gain of the speaker path to maintain the audio signal below the voltage limit threshold, it is still possible to overdrive the speaker output in which case loudspeaker output will exceed the voltage limit threshold and

cause clipping on the output, and speaker damage is possible. Please see the ALC headroom section for further details.






 $\begin{array}{l} FIGURE \ 11. \ Clip \ Control \ Levels \\ V_{DD} = 3.3V, \ V_{IN} = 8V_{PP} \ Shaped \ Burst, \ 1kHz \\ Blue = No \ Clip \ Disabled, \ Gray = Low, \ Light \ Green = Medium \\ Green = High, \ Yellow = Max \end{array}$

ALC HEADROOM

When either voltage limiter or no clip is enabled, it is still possible to drive LM49155 into clipping by over driving the input volume stage of the signal path beyond its output dynamic range. In this case, clipping occurs at the input volume stage, and although ALC is active, the gain reduction will have no effect on the output clipping. The maximum input that can safely pass through the input volume stage can be calculated by following formula: So in the case of 0 dB volume gain, audio input has to be less than $V_{\rm DD}$ for both voltage limiter or No clip settings.

When voltage limiter is enabled, ALC can reach its max attenuation for lower voltage limit levels as shown in *Figure 12.* Typically, after the ALC started working, with 6 dB of audio input change ALC is well within its regulation. Voltage limiter Input headroom can be increased by switching to the LS_GAIN to 18dB in the Gain Control Register (see *Table* δ).



-M49155




FIGURE 13. No Clip Function $V_{DD} = 3.3V$, $R_{\perp} = 15\mu H + 8\Omega + 15\mu H$ $f_{IN} = 1kHz$, LS_GAIN = 0 Blue, Green = Output Power vs Input Voltage Gray, Yellow = THD+N vs Input Voltage

When No Clip is enabled, class D speaker output reduces when it's about to enter clipping region and power stay constant as long as V_{IN} is less than V_{DD} for 0 dB volume gain (see figure 9). For example, in the case of V_{DD} = 3.3V, there is a 6 dB of headroom for the change in input. Please see the ALC typical performance curves for additional plots relating to different supply voltages and LS_GAIN settings for specific application parameters.

ATTACK TIME

Attack time (t_{ATK}) is the time it takes for the gain to be reduced by 6dB (LS_GAIN=0) once the audio signal exceeds the ALC threshold. Fast attack times allow the ALC to react quickly and prevent transients such as symbol crashes from being distorted. However, fast attack times can lead to volume pumping, where the gain reduction and release becomes noticeable, as the ALC cycles quickly. Slower attack times cause the ALC to ignore the fast transients, and instead act upon longer, louder passages. Selecting an attack time that is too slow can lead to increased distortion in the case of the No Clip function, and possible output overload conditions in the case of the Voltage limiter. The attack time is set by a combination of the value of C_{SET} and the attack time coefficient as given by equation (2):

$$t_{ATK} = 20k\Omega C_{SET} / \alpha_{ATK}$$
 (s) (2)

Where α_{ATK} is the attack time coefficient (*Table 13*) set by bits B4:B3 in the Voltage Limit Control Register (see *Table 6*). The attack time coefficient allows the user to set a nominal attack time. The internal 20k Ω resistor is subject to temperature change, and it has tolerance between -11% to +20%.

TABLE 13. Attack Time Coefficient

B4	В3	αΑΤΚ
0	0	2.667
0	4	2
1	0	1.333
1	1	1

RELEASE TIME

Release time (t_{RL}) is the time it takes for the gain to return from 6dB (LS_GAIN=0) to its normal level once the audio signal returns below the ALC threshold. A fast release time allows the ALC to react quickly to transients, preserving the original dynamics of the audio source. However, similar to a fast attack time, a fast release time contributes to volume pumping. A slow release time reduces the effect of volume pumping. The release time is set by a combination of the value of C_{SFT} and release time coefficient as given by equation (3):

$$t_{\rm RL} = 20M\Omega C_{\rm SET} / \alpha_{\rm RL} \quad (s) \tag{3}$$

where α_{RL} is the release time coefficient (*Table 14*) set by bits B4:B3 in the No Clip Control Register. The release time coefficient allows the user to set a nominal release time. The internal 20M Ω is subject to temperature change, and it has tolerance between -11% to +20%.

TABLE 14. Release Time Coefficient


B4	B3	α _{RL}
0	0	2
0	1	2.5
1	0	3
1	1	5

www.national.com

UPLINK FAR-FIELD NOISE REDUCTION OVERVIEW

The uplink portion of the LM49155 is a fully analog solution to reduce the far field noise picked up by microphones in a com-

munication system. A simplified block diagram is provided in *Figure 14*.




The output signal of the microphones is amplified by a preamplifier with adjustable gain between 12dB and 36dB. The matched signals are then routed through the Analog Noise Cancelling block which suppresses the far-field signal. The output of the analog noise cancelling processor is amplified in the post amplifier with selectable gain, 6dB or 12dB. For optimum noise and EMI immunity, the microphones have a differential connection to the LM49155 and the uplink output is also differential. The adjustable gain functions can be controlled via I²C. voltage is also limited, careful gain balancing is essential for the best performance. Too low of a gain setting in the preamplifier can result in higher noise levels, while too high of a gain setting in the preamplifier will result in saturation of the noise cancelling processor and output stages.

The gain ranges and maximum signal levels for the different functional blocks are shown in *Figure 15*. Two examples are given as a guideline on how to select proper gain settings.

GAIN BALANCE AND GAIN BUDGET

In systems where input signals have a high dynamic range, critical noise levels or where the dynamic range of the output



Example 1:

An application using microphones with $50mV_{P-P}$ maximum output voltage, and a baseband chip after the LM49155 with $1.5V_{P-P}$ maximum input voltage.

For optimum noise performance, the gain of the input stage should be set to the maximum.

- 1. $50mV_{P-P} + 36dB = 3.1V_{P-P}$.
- 2. $3.1V_{P,P}$ is higher than the maximum $1.5V_{P,P}$ allowed for the Noise Cancelling Block (NCB). This means a gain lower than 29.5dB should be selected.
- Select the nearest lower gain from the gain settings shown in *Table 10*, 28dB is selected. This will prevent the Noise Cancelling block from being overloaded by the microphone. With this setting, the resulting output level of the Pre Amplifier will be 1.26V_{P.P}.
- 4. The NCB has a gain of 0dB which will result in $1.26V_{P,P}$ at the output of the LM49155. This level is less than the maximum level that is allowed at the input of the post amp of the LM49155.
- 5. The baseband chip limits the maximum output voltage to $1.5V_{P,P}$ with the minimum of 6dB post amp gain, this results in requiring a lower level at the input of the post amp of $0.75V_{P,P}$. Now calculating this for a maximum preamp gain, the output of the preamp must be no more than $0.75mV_{P,P}$.
- 6. Calculating the new gain for the preamp will result in <23.5dB gain.
- 7. The nearest lower gain will be 22dB.

So using preamp gain = 22dB and postamp gain = 6dB is the optimum for this application.

Example 2:

An application using microphones with $10mV_{P-P}$ maximum output voltage, and a baseband chip after the LM49155 with $3.3V_{P-P}$ maximum input voltage.

For optimum noise performance we would like to have the maximum gain at the input stage.

- 1. $10mV_{P-P} + 36dB = 631mV_{P-P}$.
- 2. This is lower than the maximum $1.5V_{P-P}$, so this is OK.
- The Noise Cancelling block has a gain of 0dB which will result in 1.5V_{P.P} at the output of the LM49155. This level is lower than the maximum level that is allowed at the input of the Post Amp of the LM49155.
- With a Post Amp gain setting of 6dB the output of the Post Amp will be 3V_{P,P} which is OK for the baseband.
- 5. The nearest lower Post Amp gain will be 6dB.

So using preamp gain = 36dB and postamp gain = 6dB is optimum for this application.

MICROPHONE MODE CONTROL

The LM49155 features 4 Microphone modes, Noise Cancellation Mode, Mic 1 pass through, Mic 2 pass through, and (Mic1+Mic2)/2. When in Noise Cancellation mode, it is imperative that Mic 1 and Mic 2 are NOT muted. If the mute function for either microphone path is enabled, the noise cancellation circuitry will be disabled. In mic1/mic2 pass through mode the noise canceling block is bypassed, and the LM49155 is simply used as a microphone amplifier where the microphone signal passes through the pre and post amplifier gain stages. The last mode provides an average of the two microphone pass through signals (noise cancelling block is bypassed).

The microphone input paths can be muted individually via $I^{2}C$ (Mic control register B1:B0). To enable the mute function, set bit B2 of the microphone mode control register to 1. If B2 is set to 0, the mute function will not activate.

SIGNAL-TO-NOISE RATIO (SNR) ENHANCER

The SNR Enhancer in the LM49155 is designed to provide excellent voice intelligibility in noisy environments. The control signal for the output gain adjustment is dependent on both the level and the type of ambient noise, compared with the signal energy of the downlink voice. The system was designed to operate transparently to the user, such that the gain changes are not evident but provide excellent voice intelligibility.

SNR ENHANCER BYPASS (EP_BYPASS_AGC)

The SNR enhancer can be bypassed by setting B5 of the Mode Control Register to 1. When the SNR enhancer is bypassed, the earpiece amplifier has a fixed 0dB gain.

EP_RI (INPUT IMPEDANCE)

The earpiece input of the LM49155 features three input impedance options, this impedance in conjunction with the input capacitor creates a high-pass filter. The three options provide various cutoff frequencies for the high-pass filter. *Table 15* shows the respective cutoff frequencies for each of the input impedance options when using a 68nF input capacitor.

Input Impedance	f _c
40kΩ	59Hz
8.3kΩ	282Hz
5.7kΩ	411Hz

MICROPHONE PLACEMENT

Because the LM49155 is a microphone array Far Field Noise Reduction solution, proper microphone placement is critical for optimum performance. Two things need to be considered: The spacing between the two microphones and the position of the two microphones relative to near field source

If the spacing between the two microphones is too small near field speech will be canceled along with the far field noise. Conversely, if the spacing between the two microphones is large, the far field noise reduction performance will be degraded. The optimum spacing between mic1 and mic2 is 1.5-2.5cm. This range provides a balance of minimal near field speech loss and maximum far field noise reduction. The microphones should be in line with the desired sound source 'near speech' and configured in an endfire array (see *Figure 17*) orientation from the sound source. If the 'near speech' (desired sound source) is equidistant to the source like a broad-side array (see *Figure 16*) the result will be a great deal of near field speech loss.

<image>

FIGURE 17. Endfire Array (CORRECT)

LOW-PASS FILTER AT THE OUTPUT

At the output of the LM49155 there is a provision to create a 1st order low-pass filter (only enabled in 'Noise Cancelling' mode). This low-pass filter can be used to compensate for the change in frequency response that results from the noise cancellation process. The change in frequency response resembles a first-order high-pass filter, and for many of the applications it can be compensated by a first-order low-pass filter with cutoff frequency between 1.5kHz and 2.5kHz. The transfer function of the low-pass filter is derived as:

$$H(s) = \frac{Post Amplifier gain}{sR_fC_f+1}$$

This low-pass filter is created by connecting a capacitor between the LPF pin and the OUT pin of the LM49155. The value of this capacitor also depends on the selected output gain. For different gains the feedback resistance in the low-pass filter network changes as shown in *Table 16*.

This will result in the following values for a cutoff frequency of 2000 Hz:

· ·				
Post Amplifier Gain Setting (dB)	R _f (kΩ)	C _f (nF)		
6	20	3.9		
9	29	2.7		
12	40	2.0		
15	57	1.3		
181	80	1.0		

LM49155

A-WEIGHTED FILTER

The human ear is sensitive for acoustic signals within a frequency range from about 20Hz to 20kHz. Within this range the sensitivity of the human ear is not equal for each frequency. To approach the hearing response, weighting filters are introduced. One of those filters is the A-weighted filter. The A-weighted filter is used in signal to noise measurements, where the wanted audio signal is compared to device noise and distortion.

The use of this filter improves the correlation of the measured values to the way these ratios are perceived by the human ear.




FIGURE 18. A-Weighted Filter

PROPER SELECTION OF EXTERNAL COMPONENTS

ALC Timing (C_{SET}) Capacitor Selection

The recommended range value of C_{SET} is between .01µF to 1µF. Lowering the value below .01µF can increase the attack time but LM49155 ALC ability to regulate its output can be disrupted and approaches the hard limiter circuit. This in turn increases the THD+N and audio quality will be severely affected.

Charge Pump Capacitor Selection

Use low ESR ceramic capacitors (less than $100m\Omega$) for optimum performance.

Charge Pump Flying Capacitor (C₁)

The flying capacitor (C_1), see Figure 1, affects the load regulation and output impedance of the charge pump. A C1 value that is too low results in a loss of current drive, leading to a loss of amplifier headroom. A higher valued C1 improves load regulation and lowers charge pump output impedance to an extent. Above 2.2µF, the RDS(ON) of the charge pump switches and the ESR of C1 and CPV_{SS} dominate the output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Charge Pump Hold Capacitor (CPV_{SS})

The value and ESR of the hold capacitor (CPV_{SS}) directly affects the ripple on CPV_{SS} . (see figure 1) Increasing the value

of CPV_{SS} reduces output ripple. Decreasing the ESR of CPV_{SS} reduces both output ripple and charge pump output impedance. A lower value capacitor can be used in systems with low maximum output power requirements.

Input Capacitor Selection


Input capacitors may be required for some applications, or when the audio source is single-ended. Input capacitors block the DC component of the audio signal, eliminating any conflict between the DC component of the audio source and the bias voltage of the LM49155. The input capacitors create a highpass filter with the input resistors RIN. The -3dB point of the high-pass filter is found using Equation (4) below.


$$f = 1/2\pi R_{IN}C_{IN} \quad (Hz)$$

Where the value of ${\rm R}_{\rm IN}$ is given in the Electrical Characteristics Table.

High-pass filtering the audio signal helps protect the speakers. When the LM49155 is using a single-ended source, power supply noise on the ground is seen as an input signal. Setting the high-pass filter point above the power supply noise frequencies, 217Hz in a GSM phone, for example, filters out the noise such that it is not amplified and heard on the output. Capacitors with a tolerance of 10% or better are recommended for impedance matching and improved CMRR and PSRR.

Rev	Date	Description
0.01	11/10/09	Initial PDF.
0.02	01/22/10	Text edits.
0.03	02/04/10	Added he Top Marking instructions and input text edits.
0.04	02/17/10	Text edits.
0.05	03/04/10	Text edits.
0.06	03/24/10	Text edits.
0.07	05/24/10	Text edits.
0.08	05/28/10	Input text edits.
0.09	06/01/10	Deleted the Limit values on Vos (Headphone Amplifier) section in the EC ta
0.10	06/03/10	Input text edits.
0.11	06/07/10	Added the Efficiency vs Output Power graphs.
0.12	06/09/10	Input text edits.
0.13	06/11/10	Added the PSRR vs Freq curves.
0.14	06/16/10	Added more curves, PSRR vs Frequency.
0.15	06/28/10	Input edits on Input Voltage (under Absolute Maximum Ratings.
0.16	07/01/10	Input text edits on Table 7 (No Clip Control).
0.17	07/09/10	Text edits.
0.18	07/22/10	Input major text edits.
0.19	07/26/10	Input text edits.





Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

Pr	oducts	Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage References	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Applications & Markets	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempsensors	SolarMagic™	www.national.com/solarmagic
PLL/VCO	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2010 National Semiconductor Corporation

For the most current product information visit us at www.national.com



National Semiconductor Americas Technical Support Center Email: support@nsc.com Tel: 1-800-272-9959

or National Semiconductor Europe Technical Support Center Email: europe.support@nsc.com National Semiconductor Asia Pacific Technical Support Center Email: ap.support@nsc.com National Semiconductor Japan Technical Support Center Email: jpn.feedback@nsc.com