

BIG GIG REFERENCE PLATFORM

ADC08DL500

MANUFACTURING KIT / REFERENCE DESIGN (A1)

National Semiconductor 8 bit ADC + XILINX Virtex 4

SPECIAL NOTES

These schematics reflect the current state of product development. This design had NOT yet been fully tested at the time these schematics were generated.

Since this product is in development, the user of this document is strongly advised to check for the latest revision.

National Semiconductor reserves the right to make changes to this product.

ALL parts labeled "N/A" are NOT ASSEMBLED.

Print Instructions:

- To create a readable printout, we recommend to use A3 or 11x17" paper size.
- When printing from this PDF file, make sure to check the "Shrink to fit" box.


SYSTEM CONFIGURATION

Module	Configuration	Description
FRONT END	2 channel DIFFERENTIAL	AC COUPLING OF SIGNAL PATH ONLY
CLOCK SOURCE	DIFFERENTIAL	LMX2312 PLL
FPGA		XC4VLX15 - 363 PIN BGA
USB I/F		CY7C64613 EZ USB


CONFIDENTIAL

THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2005.

PRELIMINARY

		NATIONAL SEMICONDUCTOR CORPORATION DVD PRODUCT LINE Tel: 1-408 721 5000 Fax: 1-408 721 6422 2900 Semiconductor Drive, Santa Clara, CA 95052 http://www.national.com/appinfo/dvd/
PROJECT NAME:	ADC08DL500 REFERENCE BOARD	
DESIGNED: IAN KING	DATE: Oct 24th 2005	LAYOUT JOB#: xx
DRAWN: IAN KING	DATE: Oct 24th 2005	LAYOUT REV: REV 2.0
CHECKED: .	DATE: April 12th, 2011	ASSEMBLY REV: A1
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2005.		
LAST MODIFIED: Tuesday, April 12, 2011		DOC #: xx
		Sheet 1 OF 8


USE OR DISCLOSURE




National Semiconductor
The Sight & Sound of Information

NATIONAL SEMICONDUCTOR CORPORATION
DCS PRODUCT LINE
2900 Semiconductor Drive, Santa Clara, CA 95051








PROJECT NAME: ADC08DL500 REFERENCE BOARD		PAGE TITLE CLOCK INPUT
DESIGNED: IAN KING	DATE: 24 / OCT / 2005	_____
DRAWN: IAN KING	DATE: 24 / OCT / 2005	_____
CHECKED: _____	DATE: DD / MMM / YYYY	_____
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT © 2005.		NATIONAL SEMICONDUCTOR CORPORATION AUTOMATIC REV: 2.0
LAST MODIFIED: Friday, January 21, 2011	DOC # : _____	Sheet 2 OF 8





NATIONAL SEMICONDUCTOR CORPORATION
DCS PRODUCT LINE
2900 Semiconductor Drive, Santa Clara CA 95051

PROJECT NAME: ADC08DL500 REFERENCE BOARD		PAGE TITLE
DESIGNED: IAN KING DATE: 24 / OCT / 2005		ANALOG INPUTS
DRAWN: IAN KING DATE: 24 / OCT / 2005		_____
CHECKED: _____ DATE: DD / MMM / YYYY		_____
<small>THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT © 2005.</small>		
LAST MODIFIED: Wednesday, January 19, 2011 DOC # : _____		Sheet 3 OF 8




U9E
XC4VLX15_363FBGA

National Semiconductor
The Sight & Sound of Information


NATIONAL SEMICONDUCTOR CORPORATION
DCS PRODUCT LINE
2900 Semiconductor Drive, Santa Clara, CA 95052

PROJECT NAME: ADC08DL500 REFERENCE BOARD	PAGE TITLE: ADC08D1000
DESIGNED: IAN KING	DATE: 24 / OCT / 2005
DRAWN: IAN KING	DATE: 24 / OCT / 2005
CHECKED: _____	DATE: DD / MMM / YYYY
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT © 2005	
LAST MODIFIED: Wednesday, January 19, 2011 DOC #: _____	Sheet 4 OF 8




USB D- and D+ lines should be controlled impedance lines, as described in the Cypress document [high_speed_usb_pcb_layout_recommendations_9.pdf](#)

Each unrouted FPGA pad should have a via connecting it to the bottom layer of the board. This will allow access to IO pins of the FPGA for development purposes.




PROJECT NAME: ADC08DL500 REFERENCE BOARD		PAGE TITLE: USB CONTROLLER V4 FLASH CONFIG LED STATUS
DESIGNED: IAN KING	DATE: 24 / OCT / 2005	
DRAWN: IAN KING / C. CHASE	DATE: 21 / APRIL / 2006	
CHECKED:	DATE: DD / MMM / YYYY	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION. USE OR DISCLOSURE WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT © 2006. REV. 2.0		
LAST MODIFIED: Tuesday, April 12, 2011	DOC #:	Sheet 5 OF 8

nPOWER_EN = 1 - SWITCH REGS SHUTDOWN (STANDBY)
nPOWER_EN = 0 - SWITCH REGS ARE ON




NATIONAL SEMICONDUCTOR CORPORATION
DCS PRODUCT LINE
2900 Semiconductor Drive, Santa Clara, CA 95051



National Semiconductor
The Sight & Sound of Information



PROJECT NAME: ADC08DL500 REFERENCE BOARD		PAGE TITLE POWER SWITCHERS
DESIGNED: IAN KING	DATE: 24 / OCT / 2005	_____
DRAWN: IAN KING	DATE: 24 / OCT / 2005	_____
CHECKED: _____	DATE: DD / MMM / YYYY	_____
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT © 2005, NATIONAL SEMICONDUCTOR CORPORATION		
LAST MODIFIED: Tuesday, April 12, 2011	DOC # : _____	Sheet 6 OF 8




$$V_{OUT} = 1.21 * (1 + (R_{115}/R_{117}))$$

$$V_{OUT} = 1.24$$

Assembly instructions:
R118 = Position A








4042 FPGA Decouplers



NATIONAL SEMICONDUCTOR CORPORATION
DCS PRODUCT LINE
2900 Semiconductor Drive, Santa Clara CA 95051

National Semiconductor
The Sight & Sound of Information

PROJECT NAME: ADC08DL500 REFERENCE BOARD		PAGE TITLE
DESIGNED: IAN KING	DATE: 24 / OCT / 2005	VIRTEX 4 POWER PERIPHERAL POWER
DRAWN: IAN KING	DATE: 24 / OCT / 2005	
CHECKED: _____	DATE: DD / MMM / YYYY	
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT 2005.		NATIONAL SEMICONDUCTOR CORPORATION PARTIC REV: 2.0
LAST MODIFIED: Tuesday, April 12, 2011	DOC # : _____	Sheet 7 OF 8



NATIONAL SEMICONDUCTOR CORPORATION
DCS PRODUCT LINE
2900 Semiconductor Drive, Santa Clara, CA 95051

National Semiconductor
The Sight & Sound of Information

PROJECT NAME: ADC08DL500 REFERENCE BOARD	PAGE TITLE: EXPANSION HEADER
DESIGNED: IAN KING	DATE: 24 / OCT / 2005
DRAWN: IAN KING	DATE: 24 / OCT / 2005
CHECKED: _____	DATE: DD / MMM / YYYY
THIS DOCUMENT CONTAINS INFORMATION PROPRIETARY TO NATIONAL SEMICONDUCTOR CORPORATION WITHOUT WRITTEN PERMISSION IS EXPRESSLY FORBIDDEN. COPYRIGHT © 2005. REV. 2.0	
LAST MODIFIED: Wednesday, January 19, 2011 DOC # : _____	Sheet 8 OF 8