


<div> <div>DESIGN INFORMATION</div> <div> <div>MIN. TRACK WIDTH: 8 MIL</div> <div>MIN. CLEARANCE: 0.2 mm</div> <div>MIN. VIA PAD SIZE: 24 MIL</div> </div> </div>	
<div> <div>MINIMUM ANNUAL RING 0.05mm (2ML) EXTERNAL</div> <div>PER PC-D-275 CLASS 2 LEVEL C</div> </div>	
<div> <div>REGISTRATION TOLERANCES: METAL +/- 5 MIL, HOLES +/- 3 MIL</div> <div>HOLE SIZE TOLERANCE (UNLESS OTHERWISE SPECIFIED): +/- 3 MIL</div> </div>	
<div> <div>MATERIAL:</div> <div> <div>FR-408 <input checked="" type="checkbox"/> FR-4 High Tg <input type="checkbox"/> OTHER</div> <div>THICKNESS: <input checked="" type="checkbox"/> 62 MIL (1.6mm) +/-10% <input type="checkbox"/> OTHER</div> <div>TOLERANCE: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2</div> <div><input type="checkbox"/> OTHER +/-</div> <div>BOW & TWIST: <input checked="" type="checkbox"/> ANSI IPC-6012 TYPE 3 CLASS 2</div> <div><input type="checkbox"/> OTHER +/-</div> </div> </div>	
<div> <div>DRILLING:</div> <div> <div>REFERENCE: <input checked="" type="checkbox"/> AS SHOWN <input checked="" type="checkbox"/> NC_DRILL FILES</div> <div>PTH COPPER THICKNESS: <input checked="" type="checkbox"/> 20-30 um <input type="checkbox"/> OTHER</div> </div> </div>	
<div> <div>BOARD FINISH:</div> <div> <div>SILKSCREEN: <input checked="" type="checkbox"/> TOP <input checked="" type="checkbox"/> BOTTOM</div> <div>SILKSCREEN COLOR: <input checked="" type="checkbox"/> WHITE <input type="checkbox"/> OTHER</div> <div>SOLDER RESIST COLOR: <input checked="" type="checkbox"/> GREEN <input type="checkbox"/> OTHER</div> <div><input checked="" type="checkbox"/> MATTE <input type="checkbox"/> SEMI-GLOSS</div> </div> </div>	
<div> <div>SURFACE FINISH: <input checked="" type="checkbox"/> IMMERSION GOLD (ENIG) <input type="checkbox"/> ENIGIP</div> <div><input type="checkbox"/> IMM. TIN/SILVER OR EQUIV <input type="checkbox"/> OTHER</div> </div>	
<div> <div>ARRAY/PANEL: <input type="checkbox"/> CUT AND TRIM PER M1 BOARD OUTLINE</div> <div><input type="checkbox"/> N.C. ROUTE <input checked="" type="checkbox"/> V. SCORE</div> </div>	
<div> <div>CERTIFICATION: MATERIALS AND WORKSMANSHIP FOR ALL PCBs TO MEET OR EXCEED THE REQUIREMENTS OF:</div> <div> <div><input checked="" type="checkbox"/> ANSI PC-A-600F CLASS -> <input type="checkbox"/> 1 <input checked="" type="checkbox"/> 2 <input type="checkbox"/> 3</div> <div><input type="checkbox"/> RoHS <input type="checkbox"/> OTHER PER ORDER</div> </div> </div>	
<div> <div>ALL BOARDS MUST MEET OR EXCEED UL94-V0 REQUIREMENTS.</div> <div>PCB MUST BEAR THE UL94V-0 UL REGISTERED MATERIAL ID NUMBER</div> </div>	
<div> <div>ADDITIONAL REQUIREMENTS:</div> <div>MICROSECTION: <input type="checkbox"/> YES</div> </div>	
<div> <div>BARE BOARD ELEC. TEST: <input type="checkbox"/> NONE <input checked="" type="checkbox"/> REQUIRED <input type="checkbox"/> PER ORDER</div> </div>	

Symbol	Quantity	Finished Hole Size	Plated	Hole Type	Drill Layer Pair	Hole Tolerance
○	594	7.87mil (0.200mm)	PTH	Round	Top Layer L1 - Bottom Layer L8	
⊗	14	10.00mil (0.254mm)	PTH	Round	Top Layer L1 - Bottom Layer L8	
☆	1	38.50mil (0.978mm)	PTH	Round	Top Layer L1 - Bottom Layer L8	
⊗	1	40.00mil (1.016mm)	PTH	Round	Top Layer L1 - Bottom Layer L8	
□	4	125.00mil (3.175mm)	PTH	Round	Top Layer L1 - Bottom Layer L8	
◇	3	270.00mil (6.858mm)	PTH	Round	Top Layer L1 - Bottom Layer L8	
	617 Total					

7.87mil (0.200mm) Holes L1 to L8 to be plugged with thermal/electrical conductive epoxy of manufacturers choice. Plugged vias to be plated after plugging to present flat surface to device U1 on L1 and H9 on L8, no potholes.

7.87mil (0.200mm) Holes L5 to L8 to be plugged with thermal/electrical conductive epoxy of manufacturers choice. Plugged vias to be plated after plugging to present flat surface to device H9, no potholes.

 TEXAS INSTRUMENTS	
PROJECT TITLE: OPA SINGLE (RGT) EUM	
DESIGNED FOR: Public Release	
FILE NAME: HSP006A.PcbDoc	
ENGINEER: Rohit Bhat	LAYOUT BY: Bob Holtz
SCALE: 0.72	ALTUM DESIGNER VERSION: 17.1.5.472

ALL ARTWORK VIEWED FROM TOP SIDE	BOARD #: HSP006	REV: A	SUN REV: Not In VersionControl
LAYER NAME = Microstrip Connections	TID #: N/A		
PLOT NAME = Fabrication Drawing	GENERATED : 7/24/2017 10:58:55 AM		TEXAS INSTRUMENTS