TI E2E Community (Beta)
Welcome to the TI E2E (Engineer-to-Engineer) Community! We invite you to freely and openly interact with your peer Engineers, TI Engineers, and other experts in order to ask questions, share knowledge, explore ideas, and help solve problems.
More Search Options

AINTC documentation

rated by 0 users
Answered (Verified) This post has 1 verified answer | 5 Replies | 4 Followers

Top 25 Contributor
178 Posts
Community Member
Flamingo posted on 27 Oct 2009 1:41 PM

I noticed that the technical reference document (rev b, dec 2008) for the OMAP-L137 shows documentation for the AINTC memory map for ECR[0]-ECR[3] with 16 bytes, but documents only ECR[1] through ECR[3]. Making me more curious is the fact that ESR[0]-ESR[3] is documented with only 12 bytes. Again the documentation is for only 3 registers.

Am I to assume that ECR1 is at 0xfffee300? or is it at 0xfffee304?

Answered (Verified) Verified Answer

Top 10 Contributor
654 Posts
Texas Instruments Employee
Verified by Flamingo

Hi Flamingo,

 

Please see page 201 of the document:

 

OMAP-L137 Applications Processor System Reference Guide

 

http://www-s.ti.com/sc/techlit/SPRUG84

 

 

And also see page 73 of the datasheet:

http://www.ti.com/lit/gpn/omap-l137

 

So offset 0 in the first document is 0xFFFE E000 in the memory map (see datasheet).

ECR1 is at 0xFFFEE380

 

All Replies

Top 10 Contributor
654 Posts
Texas Instruments Employee
Verified by Flamingo

Hi Flamingo,

 

Please see page 201 of the document:

 

OMAP-L137 Applications Processor System Reference Guide

 

http://www-s.ti.com/sc/techlit/SPRUG84

 

 

And also see page 73 of the datasheet:

http://www.ti.com/lit/gpn/omap-l137

 

So offset 0 in the first document is 0xFFFE E000 in the memory map (see datasheet).

ECR1 is at 0xFFFEE380

 

Not Ranked
5 Posts
Community Member

Hi Mariana,

Is there any example code using the ARM interrupts without Linux? I need to implement interrupts on "bare" omap-l137 

Top 10 Contributor
654 Posts
Texas Instruments Employee

Not really. Our software offering for the ARM is Linux dependent.

Top 100 Contributor
59 Posts
Community Member

Earlier in the year I did a port of the ARM side of OMAP-L137 to FreeRTOS and was posted to SourceForge.  The source will show you how to implement interrupts using the AINTC on a "bare" omap-l137.  Includes full startup code, assembler, etc...

Link is in below thread.  Do a search and you will find other discussions:

https://community.ti.com/forums/p/2031/14396.aspx#14396

Kev

 

Not Ranked
5 Posts
Community Member

Thank you very much ! I'll try it

Page 1 of 1 (6 items) |

ALL CONTENT AND MATERIALS ON THIS SITE ARE PROVIDED "AS IS". TI AND ITS RESPECTIVE SUPPLIERS MAKE NO REPRESENTATIONS ABOUT THE SUITABILITY OF THESE MATERIALS FOR ANY PURPOSE AND DISCLAIM ALL WARRANTIES AND CONDITIONS WITH REGARD TO THESE MATERIALS, INCLUDING BUT NOT LIMITED TO, ALL IMPLIED WARRANTIES AND CONDITIONS OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHT. NO LICENSE, EITHER EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE, IS GRANTED BY TI. USE OF THE INFORMATION ON THIS SITE MAY REQUIRE A LICENSE FROM A THIRD PARTY, OR A LICENSE FROM TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI and its suppliers reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.