Other Parts Discussed in Thread: TAS5760M
Hi Team,
I am using TAS5760. Please kindly help to review the schematic as below, any comments will be appreciated. Thanks very much.
BR,
Luke
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi, Luke,
I think this is the same schematic from this post:
https://e2e.ti.com/support/amplifiers/audio_amplifiers/f/6/t/582565
In general the TAS5760M schematic seems fine, the only comment is that the output filter is optimized for 4Ω loads.
Best Regards,
-Diego Meléndez López
Audio Applications Engineer
Sir,
Appreciate your comments, thank you so much!
And we have some further questions about this design,
1. Recommend the filter circuit that for 6Ω/8Ω loads please. We use 2 speakers in Mono mode, 1 speaker works on full frequency, and the other one works on high frequency.
2. Any other methods to avoid the pop phenomenon when power up, the mechanism "Give mute via I2C bus, then power up the PVDD/AVDD" can work?
3. How to treat Analog & Digital Ground, in the reference design "AS5760xxEVM_RevD" file, they sounds consider GGND, PGND, and DGND no difference, assign all this as GND.
4. HW Debug process guide.
5. Chip driver and reference code.
BR!
AlexWu from BaiDu.
2017/03/22
wudengfeng01@baidu.com
Hi, Alex,
Please refer to my comments below:
Best Regards,
-Diego Meléndez López
Audio Applications Engineer