This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

INA282 No current ramp possible without added duty cycle when 4x over sample via ADC.

Guru 54057 points
Other Parts Discussed in Thread: INA282

3 INA282 are replacing 3 Opamps typical current shunt monitors found in low side of three 1/2 bridge,  this case a PWM motor controller.

The INA (V+ 2.975) Ref1 ground, Output pin 5 into Ref2 pushes up the pulse train floor. The .005 ohm shunt appears to be detecting high side current on the low side MOS near 80db at 12.5 kHz up to 20kHz. The high side is over 180 volts DC making it necessary to monitor 3 motor phases from the low side MOS shunts.

The interesting thing is the current detected below .2 amp is very low (73mv) INA signal yet a single pulse of the PWM period train reaches over (1.8v) near 12.6 amps. After that only numerous single higher pulses appear to make up the extrapolated current DSP wave form and signal integration goes flat.

There is a single current pulse at the end of each PWM cycle that is far higher than prior pulses spaced apart from the others. Still it for some reason it impossible to get 1MSPS ADC in 32x oversampling to establish a current ramp from INA output signal. Without integrating the PWM duty cycle into the ADC sample filtered data the analog current sample barely captures the signal valley let alone the peaks and is unable to build much of any ascending monotonic ADC order.

Anyone had same situation - seemingly impossible?

 

  • BP101,

    Would you mind emailing me your phone number so we can discuss this over the phone? I have a lot of questions and I think the back-and-forth might take considerably longer than a conversation.

    bridgmon_jason@ti.com

    Thank you,
  • Hi Jason,
    That would be good and have to go out for awhile. Mean time adding a few GUI shots of the INA in integrated action. Not exactly calibrated to 100% but current follows close with a Tenma 6000 count DMM on B+ motor in steady state. 

     

    2/26/2015

    Tenma 6000 count DMM current band width was later discovered to be 3Khz and not 10Khz as one would deduct. The 6000 counts was describing only the LCD of all things.

    According to the Hantek 65 oscilloscope current probe the Tenma DMM was reporting lessor of a few source amps when current rose above 1 amp. Other words Tenma DMM was fairly accurate below 1 amp not so much at current above depending on the power source. With the 180 volt DC linear power supply it was near spot on. However the 24 volt 16 amp switching power supply Tenma 6000 current measure was all over the place and well below the actual sourced current.

    Either way there is still only small amounts of ADC monotonic integer order at any source current level.
     

     

     

     

  • he ADC 250kSps triggered near (T) on match PWM comparator B down count.  Time from ADC trigger with (125ns) latency plus conversion (1us), roughly (9.4us) with at 32x hardware averaging.

  • Hantek 65 current probe clamp on B+ high side bridge supply (top) 8.4 amps.

    Capture signal at ADC channel input (bottom), 100pf Z5U capacitor INA282 output to ground.