This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV3201-Q1 Status Register 1(STAT1)

Hi,

Could you let me know the Status Register 1(STAT1) behavior of two error condition?

In case of a detected a error(first error) condition, the ERR pin goes low and flag is set in status register 1 (STAT1).
Furthermore, If 2nd error condition is detected, Is two flag of Status Register 1(STAT1) set?
Or is the mask of the 2nd error detected?

Best regards,
Shimizu