Hi,
We are designing a board with ADS5263 data converter.
We plan to use a frequency of 12.5MHz on the CLKP pin (input in the single ended mode).
My question is, what will be the LCLK, ADCLK and bit clock frequencies in the case of :
- the ADS5263 is configure to work with the digital filter on
- the filters selected for all chanells are low pass with decimation rate of 4
- the output rate selected is Fs/4
- the serial LVDS output interface use is 1-Wire 16xSerialization.
In the datasheet (SLAS760C) there is a case like figure 69 which shows the timings for the "normal" case (no decimation).
So what will happen if we use the configuration describes above.
Does the frame clock (ADCLK) will be Fs/4, the bit clock (LCLK) will be 2*Fs and the data rate 4*Fs?
Thanks in advance.