This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DRV3210-Q1 VCC and /RES behavior around VCCUV voltage (55)

Hello,

Please answer following questions from customer.

 

Customer tested the /RES behavior when VB down to 5V and VCC is around VCCUV voltage using their prototype board.

Result is attached file.

6545.6131.No.55 VCC & RES.pptx

/RES goes low detecting VCCUV, then CPU load current decreased because of /RES=Low and VCC rose up so /RES return to high.  Assert and de-assert of /RES is repeated.

They feel that VCCUVHY is not working and VCC load regulation is not good when VB < 5.5V.

And they want to know the design concept of VCCUVHYS voltage and /RES behavior while low VB.

 

Q1: Please advise if above /RES behavior is within expectation.

 

Q2: Please advise why load regulation gets worth with customer’s experiment condition (VB = 5V).

 

Q3: Please advise workaround not to repeat assertion and de-assertion of /RES.

 

Best Regards.