Dear all.
1) Slew rate (dV/dt) is too high (with DRV8303 and CSD18537NQ5A).
As a result of this, EMI issue occurs.
2) So, we shall change slew rate (dV/dt) by external gate register value for EMI reduction.
But, if we change dV/dt, unintended OC event occurs.
We shall adjust “OC detection timing” internal DRV8303.
Pls tell us how to adjust “OC detection timing” and which timing DRV8303 checks Vds.
* We know that the overcurrent protection event will be enabled when the Vds exceeds a pre-set value IOC.
And the OC tripped value can be programmed through SPI command.
DRV8303 Control resistor settings
GATE CURRENT : 0.25A
GATE RESET : Normal
PWM MODE : Three independent inputs
OC MODE : Latched shut down when OC detected
OC_ADJ_SET : T.B.D.
OCTW_SET : OC and OT
GAIN : 10
Regards,
PAN-M