Fault line is being driven low on initial power up by DRV8704 (pin is externally pulled up). The chip is held in reset and periodically will power up with the fault pin latched low. This seems to occur whether the IC is powered up in reset or not. This is posing a problem for our current design as it is tied to a multiplexed pin on a separate IC that responds poorly to a low at power up.
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
