• Join
  • Sign In with my.TI Login
Texas Instruments
  • Products
  • Applications
  • Tools & Software
  • Support & Community
  • Sample & Buy
  • About TI
Sample & Purchase Cart Sample & Purchase Cart
  • Search
  • Advanced
TI E2E™ Community
  • Support Forums
  • Blogs
  • Groups
  • Videos
  • 简体中文
  • More ...
TI Home » TI E2E Community » Support Forums » ARM® Processors » Sitara™ ARM® » AM3x Sitara ARM Processors Forum » Redundant Master along with TI Slave Implementation
Share
Sitara™ ARM®
  • Forum
  • Announcements
Options
  • Subscribe via RSS

Redundant Master along with TI Slave Implementation

Redundant Master along with TI Slave Implementation

This question is answered
Jeremie Labbe
Posted by Jeremie Labbe
on May 22 2012 09:21 AM
Prodigy25 points

Hi Team,

I'm trying to prototype a EtherCAT Redundant Network using a SOEM master on Linux and TI ICE AM 3359 dev kits.

Using the TI code, I can get a daisy chain working from Master-Ethernet Port0 but when I try the daisy chain from the other port (Master-Ethernet Port1), the whole system being connected together as a ring, I don't get any answer.

Is there a direction constraint on the slave code?

Is that something that can be configured within the ESI file?

Would you be able to give some guidance to achieve this?

Best Regards,

Jeremie.

Report Abuse
  • Reply
You have posted to a forum that requires a moderator to approve posts before they are publicly available.
All Replies
  • Frank Walzer
    Posted by Frank Walzer
    on May 22 2012 13:21 PM
    Verified Answer
    Verified by Jeremie Labbe
    Genius13825 points

    Jeremie,

    this is a documented limitation of the current EtherCAT slave implementation on AM335x. We do not support redundancy mode yet. So slaves can't be addressed through the OUT port. Unfortunately it is caused by a silicon bug that is documented in silicon errata. A new chip rev is in the works to fix this.

    Only with the new silicon we will be available to implement redundancy mode support. Sorry for that.

    Regards.

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Mathew Maher
    Posted by Mathew Maher
    on May 23 2012 09:43 AM
    Intellectual505 points

    Hi frank,

    can you confirm which silicon errata this is in?

    Is this limited to the ICE boards, or also the IDK as well?

    cheers

    Mat

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
  • Maneesh
    Posted by Maneesh
    on May 24 2012 22:37 PM
    Intellectual1815 points

    Mat,

    Please see here: http://www.ti.com/lit/er/sprz360a/sprz360a.pdf

    In this document, Advisory 1.0.4 mentions the low level hardware circuitry issue. It has to do with switching the clock from one MII port to another when the MII ports are being switched to recover from media failure in redundant mode. You might be able to see that the fix itself is going to be very simple but its implication on EtherCAT is that we have to delay support of redundant links. The PRU firmware itself has it enabled already (and verified on development platforms) but we cannot show it on AM335x devices until few more months.

    Thanks.

    Maneesh

    Report Abuse
    • Reply
    You have posted to a forum that requires a moderator to approve posts before they are publicly available.
TI E2E™ Community
  • Support Forums
  • Blogs
  • Videos
  • Groups
  • Site Support & Feedback
  • Settings
TI E2E™ Community Groups
  • TI University Program
  • Make the Switch
  • Microcontroller Projects
  • Motor Drive & Control
Other Communities
  • Deyisupport
  • Designsomething.org
  • beagleboard.org
  • TI on Element 14
  • TI on TechXchangeSM
Other Technical & Support Resources
  • WEBENCH® Design Center
  • Product Information Centers
  • Technical Documents
  • TI Design Network
  • TI Technical Articles
  • TI Training

All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.

Content on this site may contain or be subject to specific guidelines or limitations on use. All postings and use of the content on this site are subject to the Terms of Use of the site; third parties using this content agree to abide by any limitations or guidelines and to comply with the Terms of Use of this site. TI, its suppliers and providers of content reserve the right to make corrections, deletions, modifications, enhancements, improvements and other changes to the content and materials, its products, programs and services at any time or to move or discontinue any content, products, programs, or services without notice.

Follow Us Texas Instruments on Facebook Texas Instruments on Twitter Texas Instruments on LinkedIn Texas Instruments on Google+
TI Worldwide | Contact Us | my.TI Login | Site Map | Corporate Citizenship | mobile m.ti.com (Mobile Version)

TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs and
embedded processors, along with software, tools and the industry’s largest sales/support staff.

© Copyright 1995-2013 Texas Instruments Incorporated. All rights reserved.
Trademarks | Privacy Policy | Terms of Use