• State
  • Locked Locked
  • Replies 5 replies
  • Subscribers 101 subscribers
  • Views 897 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM335x: Confirm the PLL CLKOUT Frequency Ranges

Kaka
Guru 24520 points

Hi community member,

I would like to confirm the  minimum CLKOUT frequency of AM335x.

I checked the datasheet of AM335x, however there is not written about this data in this datasheet.

FYI, I know that the maximum frequency of AM335x is as below.

[The maximum frequency of AM335x]

  Turbo: 720MHz

  OPP120: 600MHz

  OPP100: 500M/275MHz

  OPP50: 275MHz

If you have any question, please let me know.

Best regards,

Kaka

  • 0
    TI__Guru**** 393215 points
    Hi Kato,
     
    First of all check the AM335X product pages for the latest AM335X technical documents. Datasheet current revision is F, and Technical Reference Manual (TRM) is H. You will find additional information about CLKOUT in the TRM.
  • 0
    Intellectual 820 points
    Hi Kaka，
    maybe we have the similar question,right? have you fixed the problem？
    we now consider to use CLKOUT1(A15) or CLKOUT2(D14) as the MCLK of TLV320AIC3014,

    we test CLKOUT2 is 32.768k ,but TLV320AIC3014 need 500KHz to 50Mhz,
    we wonder how to config CLKOUT1 CLKOUT2 to be 12MHz or 24MHz to satisfy codec?
    Amon
  • 0 in reply to Amon Wu
    Guru 24520 points
    Hi Amon,

    I did not met some problem for pllout clk. And you should not use the clkout for peripherals for synchronous clock.
    Please see the following URL.
    e2e.ti.com/.../815122

    Best regards.
    Kaka
  • 0 in reply to Kaka
    Intellectual 820 points
    in TRM
    22.3.5.1 Transmit Clock
    The transmit bit clock, ACLKX, (Figure 22-17) may be either externally sourced from the ACLKX pin or
    internally generated, as selected by the CLKXM bit. If internally generated (CLKXM = 1), the clock is
    divided down by a programmable bit clock divider (CLKXDIV) from the transmit high-frequency master
    clock (AHCLKX).

    where is the code I could check ? and external AHCLKX is critical for this problem, I think, right?
  • 0 in reply to Kaka
    Intellectual 820 points
    it said that we could not use CLKOUT2? how about your question now? use CLKOUT2 or ..?