This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CPLD Pin layout on AM335x EVM

Dear all,

My customer needs the pin layout information of Altera PLCD; U43 on the daughter board of AM335x EVM.

I have already given the following related information to my customer.

However my customer needs the pin configuration setting file to generate data by CPLD Tool such as QuartusII etc.

-http://processors.wiki.ti.com/index.php/AM335x_General_Purpose_EVM_HW_User_Guide

-am335x_gpevm_pinuse.xlsx file

-http://processors.wiki.ti.com/index.php/AM335x_General_Purpose_EVM_CPLD

*There is no file for the pin layout setup, the HDL file only.

Can TI provide the pin layout information of Altera PLCD?

I understand the data is just for AM335xEVM, but my customer would like to use it as a reference data.

Thank you for your co-operations.

Best regards,

Kanae