This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Sysboot 9 pin configuration for NAND Boot

What should be the logic for NAND boot configuration. As per input

0 = ECC done by ROM

1 = ECC handled by NAND.

What does ECC done by ROM means. I am using micron flash for booting.

  • Hi Manoj,

    Have a look at the explanation right before Table 26-18. ECC Configuration for NAND Boot:
    "In addition ECC computation done by the ROM can be turned off completely by using SYSBOOT[9]. This is particularly useful when interfacing with NAND devices that have built in ECC engines."

    If you SYSBOOT[9] = 0x0 => ECC computation is done by ROM code.
    If you use NAND with built in ECC engine => SYSBOOT[9] = 0x1 => ECC computation is handled by nand device.

    Best Regards,
    Yordan

  • Just to add, recommended setting is "0", as some NANDs do not have ECC functionality turned on by default and processor ROM code does not send a command to turn on NAND ECC handling if SYSBOOT9 is set to "1".