This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

AM57x GPMC v. SYSBOOT

Hello,

We are using GPMC interface - NAND and FPGAs are on GPMC.

As SYSBOOT bits are on the GPMC_AD[15:0] pins, I am directly keeping pull-up/pull-down resistors on these pins (bus).

Do you have any recommendations for pull-up/pull-down resistor values for this scenario? - which latches the boot setting properly without disturbing  transactions on the bus.

Thanks,

Srinivas J

  • Hi,

    Resistor values should be chosen by the hardware designer based on the particular use case. It's important that you ensure the SYSBOOT signal levels are not affected by external devices connected on these lines at reset release time. The other important factor is that the pullup/pulldown resistors do not affect the signal levels on these lines when the device is in normal operation.