Part Number: CDCLVD1204
Our customer is designing new generation server product. But there some questions about the PCIe Gen4 clock selection:
1. Can the previous PCIe Gen3 clk buffer product be used as the current Gen4 100MHz clk buffer?
2. What is the difference between PCIe Gen4 and Gen3 clk buffer? Any improve or any change? what should we pay attention about the new Gen4 product selection?
Your feedback are appreciated.
I would suggest LMK00334 (4-output) or LMK00338 (8-output) as PCIe clock buffers supporting up to Gen4. These buffers contribute very small additive jitter of 0.05 ps RMS to the PCIe clock source (from clock generator or oscillator).
The RefClk Max jitter limit is 1 ps RMS for Gen3 and 0.5 ps RMS for Gen4.
Please see this blog which should address your questions. The blog also mentions a couple PCIe clock generators from TI, in case you're interested in those as well.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.