Part Number: LMK03318
I'm trying to achieve a design with the LMK03318 with a loop filter BW of 200 to 500 Hz for jitter cleaning.
(Phase noise output @100kHz max : -<135dBc/Hz)
I succeeded with the parameters listed below in Clock architect simulator BUT without using integrated loop filter.
I have no success when using integrated R/C since integrated capacitor values are small.
1) It seems not possible to disable the integrated filter and implement it outside of the chip, can you confirm ?
2) Last possibility I can see is using the register number 120 : When PLL_LOOPBW is 1 the loop bandwidth of PLL is reduced to 200 Hz (jittercleanermode).
But there is no clue in the datasheet about the related loop filter to be implemented when this register is set to 0, can you provide more details ?
Design aimed to be implemented : PLEASE FIND IT IN THE ATTACHED PDF FILE
Thanks for your feedback !
You are right. Only third order loop filter (R3 and C3) can be disabled internally (by setting C3 to 0 and R3 to minimum). C2 is already external (see figure 58), But C1 and R2 can only be set internally.
We have cascaded dual loop jitter cleaners that should be able to meet you requirements easily. They use narrow loop bandwidth for first PLL for jitter cleaning and then normal loop bandwidth for second PLL for frequency planning. LMK04832 is recommended for that purpose.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Hao Z:
Thank you for your answer.
- What about using the register number 120 of LMK03318, described p108 and p41 of the datasheet ?
- Do you have another solution that does not require an external VCO ?
In reply to christian fallouh:
I'm not sure what R120 does because loop bandwidth is really decided by charge pump current and loop filter components. I can't think of a way to reduce loop bandwidth without changing those. I'll look into that register but I'd still recommend cascaded dual loop device for jitter cleaning. A newer model LMK05318 has integrated VCOs for both PLLs.
I'm also attaching the jitter cleaner portfolio: http://www.ti.com/clock-and-timing/jitter-cleaners/products.html
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.