• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 20 subscribers
  • Views 496 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCM7005-SP: HW Reset to SPI time

user5869142
Prodigy 10 points
Part Number: CDCM7005-SP

What is the specification for the SPI interface after reset? When is the SPI interface operable after HW Reset.

  • 0
    TI__Genius 14540 points
    I will attempt to determine this with the EVM in the lab tomorrow and let you know what I find.

    Thanks
    Christian
  • 0 in reply to Christian Yots
    TI__Genius 14540 points
    Hi,

    I confirmed with the CDCM7005-SP EVM that the SPI remains active even when the device is held in RESET mode. I determined this with the following experiment:

    1) Lock PLL with output buffer set to DIV1 and confirm spectrum.
    2) Using RESET jumper on EVM, set device to RESET mode (found that button on GUI is not active)
    3) While device is in RESET, program output buffer to divide by 2
    4) Remove RESET jumper and confirm that output tone moved from DIV1 tone to a DIV2 tone which indicates output buffer was programmed while device was in RESET mode.

    Thanks
    Christian