LMK04610: LMK04610

Ayesha fakruddin

Part Number: LMK04610
Other Parts Discussed in Thread: LMK04616

Hi,

This is similar to the issue raised earlier. The loop bandwidth for PLL2 is showing to be > 10MHz for a PFD of 10MHz. But this is not observed at higher PFD frequencies.

We need to generate 105MHz and 10.5MHz from LMK04616. for which the the selected VCO frequency is 5880MHz. This synthesis is not possible with higher PFD frequencies. Kindly clarify if the observed loop bandwidth is a tool issue or configuration issue.

The TICSPro file is attached for reference.

Regards,

Ayesha105MHz_10M_PFD.7z

over 5 years ago

0 Lane Boyd over 5 years ago

TI__Genius 16845 points

Hi Ayesha,

I have assigned a responsible engineer to your post. He will get back to you soon.

Kind regards,
Lane

0 Timothy T over 5 years ago

TI__Mastermind 28540 points

Hello,

I'll be reviewing the code this week to see what I can confirm about this.

73,
Timothy

0 Timothy T over 5 years ago in reply to Timothy T

TI__Mastermind 28540 points

Actually, looking at the open loop and closed loop gain functions, the plotting appears correct for the ~300 kHz loop bandwidth. So I think the returned value is in error. I'll see what I can do to correct this for an updated TICS Pro release.

73,
Timothy

Clock & timing

Clock & timing forum

LMK04610: LMK04610