• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 19 subscribers
  • Views 211 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCI6214: LVCMOS clock output negative pin

alperen akk
Intellectual 310 points
Part Number: CDCI6214

Hello,

I'd like to learn what happens to YxN pin when configured as LVCMOS. I am guessing I get the clock output from YxP pin. what happends to YxN pin? Is it pulled to ground, another copy or complement?

Thanks.

  • 0
    TI__Genius 16845 points
    Y2 and Y3 can be configured as LVCMOS. You can configure it so that you get the output from YxN, YxP, or both. You can also configure the polarity of YxP and YxN. When YxP / YxN is disabled, it is pulled to ground.

    Kind regards,
    Lane