Other Parts Discussed in Thread: LMK04832, LMK05318
Hi,
I'm trying to achieve a design with the LMK03318 with a loop filter BW of 200 to 500 Hz for jitter cleaning.
(Phase noise output @100kHz max : -<135dBc/Hz)
I succeeded with the parameters listed below in Clock architect simulator BUT without using integrated loop filter.
I have no success when using integrated R/C since integrated capacitor values are small.
1) It seems not possible to disable the integrated filter and implement it outside of the chip, can you confirm ?
2) Last possibility I can see is using the register number 120 : When PLL_LOOPBW is 1 the loop bandwidth of PLL is reduced to 200 Hz (jittercleanermode).
But there is no clue in the datasheet about the related loop filter to be implemented when this register is set to 0, can you provide more details ?
Design aimed to be implemented : PLEASE FIND IT IN THE ATTACHED PDF FILE
Thanks for your feedback !
Thierry