LMK04828: What is the READ timing on LMK04828 SCK and SDIO? What is the name of the standard this 3-wire half-duplex "SPI" bus is compliant to?

HI,

I need some clarifications of the LMK04828 3-wire SPI interface.  I have been trying to look for the standard for this 3-wire SPI.  There are many SPI documents in the internet, but most of them are for the 4-wire SPI (SCK, CS, MISO, MOSI).  There are some for 3-wire SPI (SCK, MISO, and MOSI) , but they are not the same SPI used in the LMK04828.    My questions are:

1. What 3-wire SPI standard this LMK04828 is based on?

2.  For a READ on the SPI, is there a requirement for the master to do something on the SCK (such as stretching or delaying the SCK ) at the last bit of address transfer, so there is enough time for the LMK04828 SDIO pin turns around from input to outputting the 8-bit data?   And what is SCK delay or turn around timing requirement?

Thanks,

Meng