Part Number: CDCI6214
Tool/software: WEBENCH® Design Tools
I'm checking if the actual config. of CDCI6214 clock generator in our project is correct.
I have 2 questions:
Yes it is OK to load the .txt hex register file to Ticspro directly -- in Ticspro, go to Select device -> clock generator / jitter cleaner (single loop) -> CDCI6214. Then in the tool bar, go to File -> import hex register values.
For CDCI6214, default loop filter setting is sufficient for almost all use cases. Default setting can be loaded in Ticspro -- in the tool bar, Default Configuration -> fallback default.
As for VCO frequency, PFD and so on, you can watch this video for basic clock frequency calculation: https://training.ti.com/ti-precision-labs-clock-and-timing-system-design-considerations-frequency-planning-part-1?context=1139747-1140114-1140118-1139974
Eventually, the PLL needs to be "locked" after RECAL button is clicked -- below image shows a counterexample.
Also attaching Ticspro user manual: TICS PRO GUI - User Manual.pdf
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Hao Z:
Thank you for reply/
We didn' t Re-CAL each unit because we thought that the recalibration would be done at chip start: is this uncorrect?
I checked the video but it's very basic: in TICS pro (and table 2 of datasheet) there are some preset: currently we select "VCO 2400/PFD 25 / BW 0.51" preset but we have actually changed it to f_VCO=2500MHz, f_PFD=4MHz, f_out=100MHz so I must be check the phase margin and BW are okay with the current setup. I tried this set up in PLLatinumSIM and it says it's unstable (see PPlatinumSIM and TICSpro screenshot attached).
NOTE: I did manage to make PLLatinumSIM to work only selecting Windows regional setting = English (USA).
NOTE: I selected 3rd order filter with R2 BIG to minic the filter represented in the datasheet, fig 19;
NOTE: I left default VCOCap because it's not present in datasheet;
Then I tried also the original "VCO 2400/PFD 25 / BW 0.51" pre-set with f_VCO=2400MHz, f_PFD=25MHz and it says it's unstable too (see other PPlatinumSIM screenshot attached).
Which is my error? How should I check if the setup is correct (I attached our TICS pro setup)
Thank you for support.
In reply to Giacomo Gasparini:
CDCI6214 has a 2nd order loop filter, where C1 is the pole cap and C2 is the zero cap. R2 is zero res. As an example:
As for CDCI6214 VCO calibration, if EEPROM is used then the device will auto calibrate when it powers up from the device. Otherwise, if the device is programmed via I2C, then after all registers are programmed, you need to write a 1 to the recal bit.
Thank you so much Hao for support.
Some other doubts:
Thank you again.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.