Part Number: CDCLVD1208
I have read the datasheet of CDCLVD1208, I see the recommended input and output differential clock routing is two lines with character impedance of 50ohm to ground and 100ohm termination across the differential lines.
I think can I design the differential impedance of 100ohm when routing, instead of single ended 50ohm to ground. Which is better?
I read some document that tells me when the two lines with impedance to ground of R are seperated with a significant distance, the differential impedance is 2R. I think design differental impedance of 100 ohm is the better choice, becasuse the input and output is diferential signal.
In general, I prefer to design transmission lines like matched 50ohm single-ended lines. As you mentioned, it is possible to design for 50ohm single-ended impedance while achieving 100ohm differential impedance. This routing provides best signal integrity if the clock signal is change from differential to single-ended; this is a common use case when evaluating with a clock buffer evaluation board, for example.
More information Clock and Timing System products: http://www.ti.com/clock-and-timing/overview.html
Learn more about clocking fundamentals by watching the TI Precision Labs: https://training.ti.com/ti-precision-labs-clocks-and-timing
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Lane Boyd:
"it is possible to design for 50ohm single-ended impedance while achieving 100ohm differential impedance. "
How to achieve them at the same time?
Do you think the differential impedance of 100ohm is the rule with higher priority?
In reply to Maverick_1984:
Yes, 100ohm differential impedance is more important. You can achieve this with differential routing depending on the spacing between the traces; as the separation is increased, the coupling will reduce, and the impedance will approach 2x the single ended impedance. You could also check it with an impedance calculator tool.
For any differential signalling, particularly LVDS, it is important to keep the signal/clock routing close to each other since this will greatly increase the common-mode noise rejection i.e, we want any external noise to couple uniformly to both the cables as this noise will be rejected as common-mode noise at the differential input of the receiver. Having said this, the termination resistance in the LVDS scheme should be equal to the characteristic differential impedance of the routing. Therefore, i would recommend designing the differential impedance of the routing to 100 ohms and given that the routing should be close to each other, this may not translate to single-ended characteristic impedance of exactly 50 ohms which is OKAY.
Badarish C A,
Clock and Timing Solutions,
Texas Instruments Incorporated
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.