• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 20 subscribers
  • Views 371 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCE937 reprogram by FPGA which clocked by CDCE937...

Peter Tseng
Genius 5545 points
Other Parts Discussed in Thread: CDCE937

Dears,

Customer will use FPGA to reprogam the CDCE937 after power on, but FPGA clock source is from one of clock  output.

If the CDCE937 clock output will still available while the programming processing?

Or customer need to programming in advance in such configuration?

Thanks.

  • 0
    TI__Mastermind 24205 points

    Hi Peter,

    Can the FPGA reference clock be a copy of the reference crystal/clock to CDCE937? If so, one of the outputs can be programmed to be a buffered copy of the reference crystal/clock for the FPGA while the PLL generated outputs can be configured via register programming. The buffered output should not get affected in this case.

    Regards

    Arvind