This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

CDCLVC1104: About evaluation environment of CDCLVC1104

Part Number: CDCLVC1104

Hello

I have a quesiton.

◆Question

In DataSheet12page [9.2.3 Application Curves].

Please teach me the measurement environment when measuring in Fig. 11 and Fig.

For example:source, measuring instrument, LDO, etc

(Back ground)

My customers are evaluating CDCLVC 1104 on the evaluation board.

But, it can not output the same result as data (phase noise and jitter) in the data sheet.
I think that there is probably a difference in evaluation environment.
Regards,
  • Hi Ozawa-san

    Figures 11 and 12 measure an important parameter for all buffers called additive jitter. It is basically the measure of the noise added to a clean reference clock as it gets distributed by the buffer to several receivers in the application. In order to make this measurement, you will need

    1) A low noise reference source (ideally with a noise floor better than the buffer that you are trying to measure the performance of)

    2) A phase noise analyzer (such as Agilent 5052 as shown in the datasheet)

    Frequency domain analysis of jitter on a reference clock is typically measured on an instrument like the Agilent 5052. This equipment has lower noise floor than even the most state of the art real time oscilloscopes. The measurements are therefore precise and repeatable.

    The reference clock (source) phase noise is first measured. The integrated jitter within 12 kHz - 20 MHz integration band (offset from carrier) is calculated and displayed by the equipment. Next this reference is injected into the buffer under test and the output clock from the buffer is routed into the phase noise analyzer for computing the integrated phase jitter over the same integration bandwidth (12 kHz - 20 MHz). The square root of the difference of squares of the output integrated RMS jitter from the device under test and reference source jitter is then calculated and is a measure of the additive jitter of the buffer. The lower this number the better the performance of the buffer. For true performance of the buffer under test, it is crucial to use a very clean reference clock.

    Regards

    Arvind Sridhar