This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: THS8135
Support Path: /Product/Development and troubleshooting/Find key information on a device/Find application notes for a device/
As shown in the picture below, could you please help me to understand why BCB0-4 and BCB5-9 are both configured for LCD_1V8_D0-4, and GY0-3 and GY6-9 are both configured for LCD_1V8_D_7-10?
Michael, I am not familiar with the C6748 LC DEV KIT but this bit duplication is a common way of expanding dynamic range when the source has a lower number of bits per channel than the target. If you have a source which has, for example, 6 bits per color channel and you want to connect to a target that has 10 bits per color channel there are a few ways to expand the 6 bits to 10 bits. The first is to attach the source MSB to the target MSB, then then next bit etc... i.e. T9=S5, T8=S4 etc..., then tie off the lowest target bits to '0'. This results in a black source gives black on the target, and a linear ramp, but when the source is at max (111111) the target will not be full range (1111110000). The next approach is to do as above, but connect the LSBs to 1 instead of 0. This results in full white source = full white target but blacks are not black. e.g. source = 111111 gives target 1111111111 but source = 000000 gives target 000000111111. This also has a linear ramp. Next, the source LSB can simply be replicated in the target LSBs so source = 000000 gives 0000000000, source 000001 gives 0000011111. This results in source black gives target black, and source white gives target white, but the ramp is not linear (there is a DC bias which can throw off colors) A common way is to duplicate source MSB bits in the lower target bits so that the full dynamic range is achieved (black = black, white = white) and the ramp error is minimized at the expense of a slight non-linearity. e.g. Source S5-S4-S3-S2-S1-S0 is transposed to T5-T4-T3-T2-T1-T0-T5-T4-T3-T2 A more elaborate bit expansion is to dither, but this cannot be achieved by simple wiring connectivity. Looking at the above schematic I am guessing that the source if a 16 bit color interface (5 red, 6 green, 5 blue) BR, Steve
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Steve Clynes:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.