This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

TSW14J56EVM: Provided Verilog firmware does not compile

Prodigy 180 points

Replies: 9

Views: 340

Part Number: TSW14J56EVM

I need to modify  the TSW14J56 firmware to allow multiple captures before offloading data. I downloaded the firmware provided, but with no modifications it doesn't compile successfully in Quartus II 14.1, which I believe is the environment it was developed in. Compilation yields the following error:

Error (125091): Tcl error: ERROR: Option "-qip" for "UNFORCE_MERGE_PLL_OUTPUT_COUNTER" assignment is illegal. Specify a legal option or remove the option.

while executing
"set_instance_assignment -name UNFORCE_MERGE_PLL_OUTPUT_COUNTER ON -to "*jesd_avgz_pll_0002*|altera_pll:altera_pll_i*|*""
(file "gzPLL/jesd_avgz_pll/jesd_avgz_pll_0002.qip" line 2)
Info (125063): set_global_assignment -name QIP_FILE gzPLL/jesd_avgz_pll/jesd_avgz_pll_0002.qip -qip gzPLL/jesd_avgz_pll.qip -library jesd_avgz_pll

The file mentioned contains only two lines:

set_instance_assignment -name PLL_COMPENSATION_MODE NORMAL -to "*jesd_avgz_pll_0002*|altera_pll:altera_pll_i*|*"
set_instance_assignment -name UNFORCE_MERGE_PLL_OUTPUT_COUNTER ON -to "*jesd_avgz_pll_0002*|altera_pll:altera_pll_i*|*"

Why doesn't the provided firmware compile? Am I making some mistake? I have only worked with VHDL and Xilinx boards before, so I am new to both Verilog and Quartus.

  • Hey Darren,

    I forwarded your question to a device expert.

    Thanks

    Yusuf
  • Darren,

    The TSW14J56 firmware was developed with Quartus II 14.0, not 14.1. This issue may be due to version difference. Can you try compiling with Quartus version14.0?

     

    There could be an upgrade in the PLL IP or settings change between 14.0 and 14.1 versions which is causing the issue.

    Can you try deleting the PLL IP listed with errors, add it again to the design and start compilation?

    Regards,

    Jim

     

  • In reply to jim s:

    Jim,

    I am working on getting 14.0 working, but am having some issues getting it to contact our license server. I would rather just use the original development software than spend a bunch of time trying to reconcile IP updates. For now, I am using the evaluation license and the firmware still won't compile. Here is a screenshot of the analysis & synthesis errors.

  • In reply to Darren Midkiff56:

    To be clear, this is in 14.0
  • In reply to Darren Midkiff56:

    Darren,

    I am checking with the firmware team regarding this. Have you tried contacting Intel (Altera) regarding this issue?

    Regards,

    Jim 

  • In reply to jim s:

    I have not, but I will. I also have another question for your firmware team. I'm not sure if I should create another thread. I am trying to modify the firmware so that the capture board does not reset the memory address at every capture (allowing multiple captures without over-writing), but I am having some difficulty finding where in firmware the address is set/reset. It looks like it is happening somewhere in a DDR3 UniPHY RAM controller in a Qsys block, but I can't find the specific signal. Can TI offer any guidance?
  • In reply to Darren Midkiff56:

    Quartus.docxDarren,

    More info has been provided by our firmware team in the attached document.

    Regards,

    Jim

  • In reply to jim s:

    Jim,

    Thanks for the help! It turns out the issue was that I had extracted the file from the .qar in a newer version of quartus. Extracting it in 14.0 led to the correct IP versions being used and synthesis success.

    Should I start a new thread for my other question?
  • In reply to Darren Midkiff56:

    yes

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.