Part Number: ADC12DJ3200
I read in the datasheet that samples are transmitted MSB first, and LSB last. However, in the JMODE data format tables, it is not clear to me which bit of each octet is first and last. This is what I understand:
When I receive the first byte of this frame, for lane 0, I will get A0(11) ... A0(4) in the first byteA0(3) ... A0(0) A8(11) ... A8(8) in the second byte.A8(7) ... A8(0) in the third byte....
I am considering the left bit of my descriptions to be the MSB of the byte, and the right bit the LSB of the byte.
Is this the correct interpretation of the JMODE 3 table?
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Jalen Tate89:
Your interpretation is correct regarding how the ADC data is framed and transmitted through the link.
The way the FPGA IP output the data is in blocks of 32 bits. The data ordering may be somewhat different once it is in that domain.
Please see this earlier E2E thread where I decode the bit ordering in the Xilinx format provided by the customer. The 32b values are displayed as 4 octets in hex format. The earliest octets are at the right and the later octets move to the left. So decoding can be pretty confusing at first.
I hope this is helpful.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with respect to these materials. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.