This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ADS54J20EVM
In ADS54J20EVM board layout, we found that analog diff signals length match for intra pair is 0.5 Mils and for inter pair between I and Q channels is 0.5 mils .
Do we require this length match for analog differential lanes or 5 mils tolerance is ok? . Please guide us.Please let us know what should be the length matching for Device clock and sysref clock.
Thanks and Regards,
You should try to route the analog inputs as close as possible (+/- 1mil) to minimize HD2, which is effected by any mismatch in phase between the inputs.
For the device clock and SYSREF, it is best to route these the same length to allow to meet setup and hold time (+/-5mils). If you are not sampling at max rate, this could be even higher. If you are using multiple converters, the lengths of these should all match. These do not have to match the pair going to your FPGA, but the pair used by the FPGA should match closely. See the attached document for more info.
1423.Multi-Device Synchronization of JESD204B Data Converters.pptx
0871.JESD204B Overview July_2018.pptx
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.