This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ADC12J4000EVM
I have a problem with ADC12J4000EVM (Rev. E0) when digitizing analog signal applied to VIN.
Everything works fine when ADC is working in test modes (sending K28.5, RAMP and so on), the data received in the FPGA is perfect.The problems start when trying to work in the normal mode.
My test conditions are as follows:- Rf tone freq. applied to VIN is 480MHz- Vector generator's power is set to -22dBm
The JESD outputs 20 samples at a time and approximately 4 of them look like a sine tone with amplitude +-150 (while full scale range is 2047). All the other samples look like noise. When I change the signal's frequency to 240MHz, the data in the normally-looking samples reflects the change.It doesn't seem like the data has nothing to do with the input signal but only 4 out of 20 samples don't look like noise.What could be the problem?
When I increase input power from -22dBm to -20dBm, the FPGA's GTXs rxbyteisaligned status signals turn to 0. How can the input signal's amplitude affect rxbyteisaligned signals?
As far as I understand, the default full scale range is 725mVpp into 100 Ohm, which translates to -1.82dBm.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Jim Brinkhurst84999:
I use standard Xilinx JESD204B core (JESD_PHY + JESD_RX combined in one core). So th ebyte alignment is supposed to be done inside the Xilinx's IP core.
gtX_rxbyteisaligned_out signals are status flags from the JESD_PHY core.
Here is what I get:
I) RAMP test mode
JESD_PHY status signals gt[0..7]_rxbyteisaligned_out are all HIGH.
JESD Ip core outputs:
II) NORMAL Mode (Vector generator output frequency = 497MHz, two power levels frist -23dBm then -2dBm)
JESD Ip core outputs:80075970a001e63f80fa84efe0f6705fc0f8babf90ff2f7010067fd090087cf0078cc0080870c004030650fdfc9ccff7f76c2ff7f79aaffcfd0570030468300840025490e0078d40b0076290b002fb7f80fb916f10f76aaf50f8ac9f30fe1580f9c10fff00363006068590080877a005041d70fefdad4ff8f76abff6f78b6ffba0f6776f40fad12f000144c0100786a010086ea0500410e0c0fc9eff80f76e3ffa881ff7f76c2ff8f8b30ffefe1cb004057d9008088260060530e0ffffbf5ff91001e2bf50fa800fc0f66f8f60f9bbbf30002ff0600681b0a0087ee0c0041d00
DEMAPPER outputs (signal level on Vector generator is -23dBm):
All status signals on GTX outputs (JESD_PHY ip core) are HIGH.Some signals do look line a sine.
Then I increase signal power to -2dBm
The signals proportionally increased in amplitude:
However the JESD_PHY (GTX statuses) are all LOW:
Thanks in advance,
In reply to Dmitri:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.