This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ADS8866
What are the requirements on tquiet?
In the datasheet timing diagram (Figure 1) the end of tquiet is at the rising edge of CONVST but when is the start defined?
and what should be inactive during this time?
Welcome to the TI E2E Community.
I need to check with the team, but t-quiet should be the time from the last SCLK edge (16 falling edge in above diagram) to the rising edge of CONVST. In other words, there should be no digital activity on any of the digital control lines for the 20nS preceding the rising edge of CONVST. This is necessary to get the full 16b noise performance out of the device.
I should have a confirmation by end of business tomorrow.
Regards,Keith NicholasPrecision ADC Applications
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Keith Nicholas:
The above suggestion is the safest approach; avoid any digital activity on the digital lines for 20nS prior to the rising edge of CONVST in 3-Wire mode. However, the key source of noise coupling is due to the SDO line driving external capacitance. (The digital and analog supplies share a common ground in this device.) The last transition of the SDO line will occur on the 15th falling edge of SCLK plus a delay of td-CK-DO=13.4nS. This would be the precise point where you need to observe the beginning of the quiet period.
If you can ensure no digital activity for 20nS before CONVST rising edge, this is the best approach. However, if you cannot meet this requirement but the above definition, you can still get good noise performance with the last falling edge of SCLK occurring during the t-quiet period.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.