Hello, I have a question regarding the SPI I/O CLK during the conversion step. Is it required that the CLK be active? The timing diagrams in the DS (for example Figure 16) suggest this is the case, as compared to the CS line. Is it allowable for the CLK to be off such as in the case where the SPI transfer width is only 10-bits?
Thanks
Bill