This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW14J56EVM: Loading firmware with Quartus does non expected result

Part Number: TSW14J56EVM

Hello,

I use TSW40RF832EVM board plug with TSW14J56revD board. I set boards with TSW40RF8x EVM and HSDC pro. In HSDC pro I use firmware ADC32RF80_LMF_841 and DAC38RF8x_LMF_841, like this i have expected result.

Now I would like customize FPGA, for that I use TSW14J56RevD Respin Fw.qar. I don't modify the Quartus project and I don't have same result as before. I try to modify paramater of jesd_top_qsys module in Quatus according to ADC32RF80_LMF_841.ini and result are always wrong.

For loading the FPGA I proceed like this :

1- Load FPGA with Quartus

2- I clic on button "reset DAC Jesd Core & SYSREF TRIGGER"  in TSW40RF8x EVM software

3- Load pattern in HSDC pro DAC section

4- I select DAC38RF8x_LMF_841.ini file, I clic on "send" button without load firmware

5- In ADC section, i select ADC32RF80_LMF_841.ini and clic on "capture" button without load firmware

Why i don't have same result when i load the FPGA with Quartus?

regards,

Damien LUPO

  • Damien LUPO,

    We are looking into this, and will be back with you soon.

    Best Regards,

    Dan

  • Damien,

    In step 1, are you loading the FPGA with new firmware? I cannot tell by your description. What did you modify in the jesd_top_qsys module and why did you do this?

    In step 4, what pattern file did you load?

    In steps 4 and 5, what firmware was loaded? You cannot do a capture or send data without firmware being loaded like you mention.

    Regards,

    Jim

  • Jim,

    In step 1, I am loading the FPGA with Quartus project in the archive TSW14J56RevD Respin Fw.qar.

    In jesd_top_qsys module i modify parameter F and K parameters. There parameters don't corresponding with the parameters in the AC38RF8x_LMF_841.ini file. In First time, I don't have modify this parameters but result I have got were wrong, so I tried to modify this parametres but this not working either.

    In step 3, I make a personnal pattern and I send it with "Load external pattern file" button.

    In steps 4 and 5, I select the firmware in the list but when a pop up show up and ask if I want to load the firmware, I click on the "No" button. This make "send" and "capture" buttons reachable

    My final purpose is modify quartus project and use it with HSDC pro.

    Regards,

    Damien

  • Damien,

    What version of Quartus are you using? 

    Regards,

    Jim

  • Jim,

    I use Quartus 14.0.

    I send you the pattern I use, when I load FPGA with .sof file(Quartus compilation result).
    When I load .rbf (Firmware load by HSDC pro) firmware this work fine. however when I load .sof file, the signal degrade after few cycle 1586.Data IQ 0.49152G_4ch_1freq_20M.csv

    Regards,

    Damien

  • Damien,

    1.       TSW14J56revD firmware design is a generic one, we can support different JMODEs and different lane rates of ADC/DAC devices with required changes in the respective INI files

    There should ideally be no need to recompile the firmware with different LMF settings and lane rate for ADC38RF8x specifically and the released firmware should work as such.

     

    2.      ADC38RF8x_LMF_841.ini does not exist. Is this a typo on your end? What ini file did you use and what problem did it have? 

     

    3. There should be no difference in the operation if the FPGA is loaded with a .sof file or a .rbf file. How are you creating your new rbf file?

     

    4. How was the .csv pattern generated?

     

    See the attached document regarding editing the F and K parameters in the IP.


    Regards,

     

    Jim

     

     Editing the F and K parameters in firmware.docx

     

     

  • Jim,

    1. My final purpose is to modify FPGA project but currently with no modification of FPGA project I don't have expected result. That is the reason why I tried to modify the LMF settings

    2. Sorry, I use ADC32RF80_LMF_8411.ini file.

    3. I don't create .rbf file, I use one provided in 14J56revD Details directory in the tree of HSDC pro.

    4. The .csv pattern is generated by labview. (I and Q with hanning windowing)

    My problem is : when I load ADC32RF80_LMF_8411.ini (.rbf file provided) firmware with HSDC pro, the system work fine.
    But when I generate .sof file, without modification in the Quartus project, and I load the firmware by Quartus, the results are not good. The signal are degraded after 6 cycles. See the attached document

    result.docx

    I watched with the spectral analyzer the signal sent by the card and it is good. As the signal is good at the beginning then deteriorates, I think the problem comes from the reception but I do not understand why.

    Regards,

    Damien

  • Damien,

    Do you want to modify the firmware and still be able to use HSDC Pro GUI? If so, what are the changes as we could possibly do this for you.

    Regards,

    Jim

  • Jim,

    Yes, in the first I want modify the firmware and still to use HSDC pro GUI. But later I want use an others GUI like is use in this tread :.

    I develop a system proof of concept, so if you make the modification I need the full project Quartus, not a .rbf file or sof for possible future modifications.Or if you could give me the Quartus project who generate the TSW14J56REVD_AEQ_FIRMWARE.rbf file call by ADC32RF80_LMF_8411.ini file()?

    At the moment, my observation show me the Quartus project I use (TSW14J56RevD Respin Fw.qar) isn't not the project who generate the TSW14J56REVD_AEQ_FIRMWARE.rbf. I have download this project here : .

    Is It the project who generate the TSW14J56REVD_AEQ_FIRMWARE.rbf.rbf file who call by the ADC32RF80_LMF_8411.ini file? I think the Quartus project I use generate TSW14J56REVD_FIRMWARE.rbf. What is the diffence between TSW14J56REVD_FIRMWARE.rbf and TSW14J56REVD_AEQ_FIRMWARE.rbf.

    Maybe this is the reason why I observe the deterioration of the signal in time. I think the problem, in this case, come to the synchronisation of reception, who add somes clock delay after every new cycle of the pattern. 

    Regards,

    Damien

     

  • Jim,

    Can you confirm me if the Quartus project I use is the project who compile the .rbf file use by ADC32RF80_LMF_8411.ini ?
    Because I observe a difference consumption of 40 mv between this 2 versions

    Regards,

    Damien

  • Damien,

    The source code used to create the TSW14J56REVD_AEQ_Firmware.rbf is not the same firmware that is on the website. This source code can be downloaded from the link below. This was compiled with Quartus 14.0 

    Regards,

    Jim

    txn.box.com/.../vm1h141ss648d3h8bfpvz8vvwbw9k8ka

  • Jim,

    Thank you, it works fine.

    Regards,

    Damien