TLV320AIC3204: I2S samples rate at 96khz/192Khz will cause the low frequency response output below -0.5dB

Part Number: TLV320AIC3204

Hi team,

customer feedback that when they test the AIC3204 at 96Khz or 192Khz sample rate, they found the frequency response output in low frequency range is under -0.5dB, however the 48Khz will no have this problem.

Attached is their test report and test environment setup, please help to review it and advise if anything need to be considering. Thanks.

Regards,

Arthur


 


 

Audio 96k 192k fail.pdf

9 Replies

  • Hi, Arthur,

    Do you have the register configuration for 96K and 192K? These frequencies require of a different processing block and other conditions to work properly.

    Best regards,
    Luis Fernando Rodríguez S.
  • In reply to Luis Fernando Rodríguez S.:

    AIC3204_cfg.txtHi Luis,

    Attached is the customer configuration register setting, please help to check if any mistake or concerns. Thanks.

    Regards,

    Arthur

  • In reply to Arthur Huang:

    Hi, Arthur,

    Thank you for the registers configuration.

    It seems that the OSR value is configured at 128. It is strongly recommended to use an OSR value at 32 when the filter C is used. This will allow to have good results with high sampling rates.

    Best regards,
    Luis Fernando Rodríguez S.
  • In reply to Luis Fernando Rodríguez S.:

    Hi Luis,

    attached is customer revised register setting, after customer revised the register 0x0E from 0x80 to 0x20, the test result is shown as below plot.

    it looked the low frequency is not improved, but the high frequency is got worse.

    Please help to have your comments if any. Thanks.

    Regards,

    Arthur

    8105.AIC3204_cfg.txt

  • In reply to Arthur Huang:

    Hi, Arthur,

    Did customer also modified the NDAC and MDAC values? If the OSR is modified, the N/MDAC dividers must be modified in order to get the correct sampling rate. Additionally, I also recommend to add a low-pass filter at the analog outputs. We recommend to add a 1kohm and 4.7nF low-pass filter in order to eliminate noise for measurement purposes.

    Finally, does customer have different results with a different processing block?

    Best regards,
    Luis Fernando Rodríguez S.

  • In reply to Luis Fernando Rodríguez S.:

    Dear Luis,

    We are the customer with this problem, it still fail on low frequency, we modified N/MDAC divider value with 192k sample rate. It still fail on low frequency and high frequency fail, the result show below.

    And it also did 1k ohm and 4.7uF low-pass filter with output, did you test this solution before? it become more and more fail before we ask you.

    Did you have any solution that test success of 96k or 192k, please tell us.

    Thanks.

    AIC3204_cfg_192k.txt

  • In reply to hong shihen:

    Hi, Hong,

    Regarding the low-frequency level, could you reduce the output capacitance? The output capacitance generates a high-pass filter that reduces the low-frequency level. If the capacitor is reduced, the high-frequency pole will be moved and it will increase the low frequency content.

    Additionally, could you try with different processing blocks? Could you try with PRB_P17 or PRB_P19?

    Best regards,
    Luis Fernando Rodríguez S.
  • In reply to Luis Fernando Rodríguez S.:

    Hi Luis,

    We try PRB_P17 and PRB_P19 process, It useful on PRB_P17 at low frequency, see below

    but PRB_P19 same as PRB_P18 before we use, see below

    and we also test lot of filter combination of cap and resistance at output, it didn't work on high frequency response. Do you have registers config that can fix it? or hardware solution?

    Thanks.

  • In reply to hong shihen:

    Hi, Hong,

    This could be related to the PLL and clock dividers settings. So, could you try the following things? 

    - We recommend to configure NDAC as large as possible. Could you try with different NDAC and MDAC values? (For example, NDAC = 4, MDAC = 2 or NDAC = 2, MDAC = 4, etc.).

    - If the problem persists, could you try using the PLL to get the sampling rate? Remember that the PLL conditions of app note must be followed ( http://www.ti.com/lit/ml/slaa557/slaa557.pdf#page=77 ).

    Best regards,
    Luis Fernando Rodríguez S.